

512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode**DESCRIPTION**

This is a family of 524,288 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 512Kx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

FEATURES

• Part Identification

- KM48C512B/BL (5V, 1K Ref.)
- KM48V512B/BL (3.3V, 1K Ref.)

• Active power dissipation

Unit : mW

Speed	3.3V (1K Ref.)	5V (1K Ref.)
-5	-	470
-6	255	385
-7	235	360
-8	220	-


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L
C512B	5V	1K	16ms	128ms
V512B	3.3V			



• Performance range

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	15ns	90ns	35ns	5V
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	3.3V

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual+5V \pm 10% power supply (5V product)
- Dual +3.3V \pm 0.3V power supply (3.3V product)

FUNCTIONAL BLOCK DIAGRAM

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)• **KM48C/V512BJ****(SOJ)**• **KM48C/V512BT****(TSOP(II)-Forward Type)**

et4U.com

DataSheet4U.com

DataShee

Pin Name	Pin Function	Pin Name	Pin Function
A0 - A9	Address Inputs	$\overline{\text{W}}$	Read/Write Input
DQ0 -7	Data In/Out	$\overline{\text{OE}}$	Data Output Enable
Vss	Ground	Vcc	Power (+5V)
$\overline{\text{RAS}}$	Row Address Strobe	Vcc	Power (+3.3V)
$\overline{\text{CAS}}$	Column Address Strobe	N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A = 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

KM48C512B, KM48V512B**CMOS DRAM****DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM48V512B	KM48C512B	
Icc1	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	-	
Icc2	Don't care	Don't care	1	2	mA
Icc3	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	-	
Icc4	Don't care	-5	-	65	mA
		-6	55	55	
		-7	50	50	
		-8	45	-	
Icc5	Normal L	Don't care	0.5 100	1 150	mA μA
Icc6	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	-	
Icc7	L	Don't care	200	300	μA
Icc8	L	Don't care	100	200	μA

Icc1* : Operating current (\overline{RAS} , \overline{CAS} , Address cycling @tRC=min.)Icc2 : Standby current ($\overline{RAS}=\overline{CAS}=W=V_{IH}$)Icc3* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)Icc4* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)Icc5 : Standby current ($\overline{RAS}=\overline{CAS}=W=V_{CC}-0.2V$)Icc6* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

Din = Don't care, tRC=125μs, tRAS=tRAS min~300 ns

Icc8 : Self refresh current

 $\overline{RAS}=\overline{CAS}=V_{IL}$, $W=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$ or $0.2V$,DQ0 ~ DQ7= $V_{CC}-0.2V$, $0.2V$ or open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

www.DataSheet4U.com

KM48C512B, KM48V512B**CMOS DRAM****CAPACITANCE** ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 ~ A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, W, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0~ DQ7]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)Test condition (5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$ Test condition (3.3V device): $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8 ^{*2}		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	135		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		15		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	15	0	15	0	15	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RS}	15		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CS}	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	15	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	35	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time (5V)	t _{CAH}	10		10		15		15		ns	
Column address hold time (3.3V)	t _{CAH}	-		15		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	8
Write command set-up time	t _{WCS}	0		0		0		0		ns	7
Write command hold time	t _{WCH}	10		10		10		10		ns	
Write command pulse width	t _{WP}	10		10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	15		15		15		20		ns	

Note) *1 : 50ns product : $V_{CC}=5\text{V} \pm 5\%$, Output Loading(C_L)=50pF, *2 : 3.3V only

KM48C512B, KM48V512B**CMOS DRAM****AC CHARACTERISTICS** ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8 ^{*2}		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time (5V)	tDH	10		10		15		15		ns	9
Data hold time (3.3V)	tDH	-		15		15		15		ns	9
Refresh period (Normal)	tREF		16		16		16		16	ms	
Refresh period (L-ver)	tREF		128		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		40		50		50		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	75		85		95		105		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	50		55		60		65		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	55		60		65		70		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{CB}}$ counter test cycle)	tCPT	20		20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		80		95		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	50	100K	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	15	0	15	0	20	0	20	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	15		15		20		20		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRASS	100		100		100		100		μs	11
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRPS	90		110		130		150		ns	11
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tCHS	-50		-50		-50		-50		ns	11

Note) *1 : 50ns product : $V_{cc}=5V \pm 5\%$, Output Loading(C_L)=50pF, *2 : 3.3V only

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. For all of the refresh modes except for distributed $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ refresh, 1024 cycle of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification (L-version).