

ACT[™] 1 and ACT 2 Military Field Programmable **Gate Arrays**

T.46-19-11

ACT 1 Features

- Up to 2000 Gate Array Gates (6000 PLD/LCATM equivalent gates)
- Replaces up to 53 TTL Packages
- Replaces up to 17 20-Pin PAL Packages
- Design Library with over 250 Macros
- Single Logic Module Architecture
- Up to 547 Logic Modules
- Up to 273 Flip-Flops
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Built-In High-Speed Clock Distribution Network
- I/O Drive to 4 mA
- Nonvolatile, User Programmable
- · Logic Fully Tested Prior to Shipment

ACT 2 Features

- Up to 8000 Gate Array Gates (20,000 PLD/LCATM equivalent gates)
- Replace up to 210 TTL Packages
- Replace up to 69 20-Pin PAL Packages
- Design Library with over 250 Macros
- Single-Module Sequential Functions
- Wide-Input Combinatorial Functions
- Up to 1232 Programmable Logic Modules
- Up to 998 Flip-Flops
- 16-Bit Counter Performance to 50 MHz (MIL Temp)
- 16-Bit Accumulator Performance to 25 MHz (MIL Temp)
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Two High-Speed, Low-Skew Clock Networks
- I/O Drive to 6 mA
- Nonvolatile, User Programmable
- Logic Fully Tested Prior to Shipment

Product Family Profile

Family	A	CT 2		ACT 1		
Device	A1280	A1240	A1020A	A1010A		
Capacity						
Gate Array Equivalent Gates	8,000	4,000	2,000	1,200		
PLD/LCA Equivalent Gates	20,000	10,000	6,000	3,000		
TTL Equivalent Packages	210	105	53	34		
20-Pin PAL Equivalent Packages	69	34	17	12		
Logic Modules	1,232	684	547	295		
S-Modules	624	348				
C-Modules	608	336				
Flip-Flops (maximum)	998	565	273	147		
Routing Resources						
Horizontal Tracks/Channel	36	36	22	22		
Vertical Tracks/Column	15	15	13	13		
PLICE® Antifuse Elements	750,000	400,000				
User I/Os (maximum)	140	104	69	57		
Packages ¹	176 CPGA	132 CPGA	84 CPGA	84 CPGA		
	172 CQFP		84 CQFP			
			44/68/84 JQCC			
Performance (MIL Temp)				·*·		
16-Bit Counters	39 MHz	50 MHz	39 MHz ²	39 MHz ²		
16-Bit Accumulators	23 MHz	25 MHz	20 MHz ²	20 MHz ²		
CMOS Process	1.2 µm	1.2 µm	1.2 µm	1.2 µm		

Note:

- 1. See product plan on page 1-130 for package availability.
- Performance is based on a -1 speed graded device at worst-case military operating conditions.



High Reliability, Low Risk Solution

Actel builds the most reliable field programmable gate arrays (FPGAs) in the industry, with overall antifuse reliability ratings of less than 10 Failures-In-Time (FITs), corresponding to a useful life of more than 40 years. Actel FPGAs have been production-proven, with over one million devices shipped and over 130 billion antifuses manufactured. Actel devices are fully tested prior to shipment, with an outgoing defect level of only 122 ppm. (Further reliability data is available in the "Actel Reliability Report.")

100% Tested Product

Device functionality is fully tested before shipment and during device programming. Routing tracks, logic modules, and programming, debug, and test circuits are 100% tested before shipment. Antifuse integrity also is tested before shipment. Programming algorithms are tested when a device is programmed using Actel's Activator 1 or 2® programming stations.

Benefits

No cost risk — Once you have an Action LogicTM System (ALS), Actel's CAE software and programming package, you can produce as many chips as you like for just the cost of the device itself, with no NRE charges to eat up your development budget each time you want to try out a new design.

No time risk — After entering your design, placement and routing is automatic, and programming the device takes only about 5 to 15 minutes for an average design. You save time in the design entry process by using tools that are familiar to you. The Action Logic System software interfaces to popular CAE software such as Mentor Graphics[®], ValidTM, OrCADTM, HP DCS, and Viewlogic[®] and runs on popular platforms such as Apollo[®], HP, SunTM, and 386/486TM PC compatible machines.

No reliability risk — The PLICETM antifuse is a one-time programmable, nonvolatile connection. Since Actel devices are permanently programmed, no downloading from EPROM or SRAM storage is required. Inadvertent erasure is impossible and there is no need to reload the program after power disruptions. Both the PLICE antifuse and the base process are radiation tolerant. Fabrication using a low-power CMOS process means cooler junction temperatures. Actel's non-PLD architecture delivers lower dynamic operating current. Our reliability tests show a very low failure rate of 91 FTIs at 90 °C junction temperature with no degradation in AC performance. Special stress testing at wafer test eliminates infant mortalities prior to packaging.

No security risk — Reverse engineering of programmed Actel devices from optical or electrical data is extremely difficult. Programmed antifuses cannot be identified from a photograph or by using a SEM. The antifuse map cannot be deciphered either electrically or by microprobing. Each device has a silicon signature that identifies its origins, down to the wafer lot and fabrication facility.

T-46-19-11

No testing risk — Unprogrammed Actel parts are fully tested at the factory. This includes the logic modules, interconnect tracks, and I/Os. AC performance is assured by special speed path tests, and programming circuitry is verified on test antifuses. During the programming process, an algorithm is run to assure that all antifuses are correctly programmed. In addition, Actel's ActionprobeTM diagnostic tools allow 100% observability of all internal nodes to check and debug your design.

ACT 1 Description

The ACT 1 family of FPGAs offers a variety of package, speed, and application combinations. Devices are implemented in silicon gate, 1.2-micron two-level metal CMOS, and they employ Actel's PLICE antifuse technology. The unique architecture offers gate array flexibility, high performance, and instant turnaround through user programming. Device utilization is typically 95% of available logic modules.

ACT 1 devices also provide system designers with unique on-chip diagnostic probe capabilities, allowing convenient testing and debugging. Additional features include an on-chip clock driver with a hardwired distribution network. The network provides efficient clock distribution with minimum skew.

The user-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages include ceramic J-leaded chip carriers, ceramic quad flatpack, and ceramic pin grid array.

A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered.

ACT 2 Description

The ACT 2 family represents Actel's second generation of FPGAs. The ACT 2 family presents a two-module architecture consisting of C-Modules and S-Modules. These modules are optimized for both combinatorial and sequential designs (see Figure 1). Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining upward compatibility with the ACT 1 design environment. The devices are implemented in silicon gate, 1.2-µm, two-level metal CMOS, and employ Actel's PLICE antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production through user programming.

The ACT 2 family is supported by the ALS, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and debug and diagnostic probe capabilities. The Action Logic System is supported on the following platforms: 386/486 PC, Sun, HP and Apollo workstations. It provides CAE interfaces to the following design environments: Valid, Viewlogic, Mentor Graphics, HP DCS and OrCAD.

ACT 1 and ACT 2 Military FPGAs

ACT 1 Architecture

ACT 1 devices consist of a matrix of logic modules arranged in rows separated by wiring channels. This array is surrounded by a ring of peripheral circuits including I/O buffers, testability circuits, and diagnostic probe circuits providing real-time diagnostic capability. Between rows of logic modules are routing channels containing sets of segmented metal tracks with PLICE antifuses. Each channel has 22 signal tracks. Vertical routing is permitted via 13 vertical tracks per logic module column. The resulting network allows arbitrary and flexible interconnections between logic modules and I/O modules.

The ACT 1 Logic Module

The ACT 1 logic module is an 8-input, one-output logic circuit chosen for the wide range of functions it implements and for its efficient use of interconnect routing resources (Figure 1).

The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. Each function may have many versions, with different combinations of active-low inputs. The logic module can also implement a variety of D-latches, exclusivity function, AND-ORs, and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array since latches and flip-flops may be constructed from logic modules wherever needed in the application.




Figure 1. ACT 1 Logic Module

Programmable I/O Pins

T-46-19-11

Each I/O pin can be configured as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Outputs sink or source 4 mA at TTL levels. See Electrical Specifications for additional I/O buffer specifications.

Probe Pin

ACT 1 devices have two independent diagnostic probe pins. These pins allow the user to observe any two internal signals by entering the appropriate net name in the diagnostic software. Signals may be viewed on a logic analyzer using Actel's Actionprobe diagnostic tools. The probe pins can also be used as user-defined I/Os when debugging is finished.

ACT 2 Architecture

This section of the datasheet is meant to familiarize the user with the architecture of ACT 2 family devices. A generic description of the family will first be presented, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. Diagrams for the A1280 and A1240 are provided at the end of the datasheet. The additional circuitry required to program and test the devices will not be covered.

Array Topology

The ACT 2 family architecture is composed of five key elements or building blocks: Logic modules, I/O modules, Routing Tracks, Global Clock Networks, and Probe Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os.

Table 1. Array Sizes

Device	Rows	Columns	Logic	I/O
A1280	18	82	1232	140
A1240	14	62	684	104

The Logic and I/O modules are arranged in a two-dimensional array (Figure 2). There are three types of modules: Logic, I/O, and Bin. Logic and I/O modules are available as user resources. Bin modules are used during testing and are not available to users.

T-46-19-11




Figure 2. Actel 1280 Simplified Floor Plan

Logic Modules

Logic modules are classified into two types: combinatorial C-modules and sequential S-modules (see Figures 3 and 4). The C-module is an enhanced version of the Act 1 family logic module optimized to implement high fan-in combinatorial macros, such as 5-input AND, 5-input OR, etc. The S-module is designed to implement high speed flip-flop functions within a single module. S-modules also include combinatorial logic, which allows an additional level of logic to be implemented without additional propagation delay. C-modules and S-modules are arranged in pairs called module-pairs. Module-pairs are arranged in alternating pairs (shown in Figure 2) and make up the bulk of the array. This arrangement allows the placement software to support two-module macros of four types (CC, CS, SC, and SS). I/O-modules are arranged around the periphery of the array.

The combinatorial module (shown in Figure 3) implements the following function:

$$Z = !S1 * (D00 * !S0 + D01 * S0) + S1 * (D10 * !S0 + D11 * S0)$$

where:

S0 = A0 * B0S1 = A1 + B1






Figure 3. C-Module Implementation

The sequential module implements this same function Z, followed by a sequential block. The sequential block can be configured to implement either a D-type flip-flop or transparent latch. It can also be fully transparent so that S-modules can be used to implement


purely combinatorial functions. The function of the sequential module is determined by the macro selection from the design library of hard macros. Allowable S-module implementations are shown in Figure 4. T-46-19-11




Up to 7-input function plus D-type flip-flop with clear



Up to 4-input function plus latch with clear



Up to 7-input function plus latch



Up to 8-input function (same as C-Module)

Figure 4. S-Module implementations

I/Os

The I/O architecture consists of pad drivers located near the bonding pads and I/O modules located in the array. Top/bottom I/O modules are located in the top and bottom rows respectively. Side I/O modules occupy the leftmost two columns and the rightmost two columns of the array. The function of all I/O modules is identical, but the top/bottom I/O modules have a different routing interface to the array than the side I/O modules. I/Os implement a variety of user functions determined by library macro selection.

Special Purpose I/Os

Certain I/O pads are temporarily used for programming and testing the device. During normal user operation, these special I/O pads are identical to other I/O pads. The following special I/O pads and their functions are shown in Table 2.

Table 2. Special I/O Pads

SDI	Serial Data In
SDIO	Serial Data Out
BININ	Binning Circuit In
BINOUT	Binning Circuit Out
DCLK	Serial Data Clock In
PRA	Probe A Output
PRB	Probe B Output



Two other pads, CLKA and CLKB, also differ from normal I/Os in that they can be used to drive the global clock networks. Power, Ground, and Programming pads are not considered I/O functions. Their function is summarized as follows:

VCCA, VCCQ, VCCI	Power
GNDA, GNDQ, GNDI	Circuit Ground
VSV, VKS	Programming Pads
MODE	Program/Debug Control

I/O Pads

I/O pads are located on the periphery of the die and consist of the bonding pad, the high-drive CMOS drivers, and the TTL level-shifter inputs. Each I/O pad is associated with a specific I/O module. Connections form the I/O pad to the I/O module are made using the signals DATAOUT, DATAIN and EN (shown in Figure 5).





Figure 5. I/O Pad Signals

I/O Modules

There are two types of I/O modules: side and top/bottom. The I/O module schematic is shown in Figure 6. In the side I/O modules. there are two inputs supplying the data to be output from the chip: UO1 and UO2. (UO stands for user output). Two are used so that the router can choose to take the signal from either the routing channel above or the routing channel below the I/O module. The top/bottom I/O modules interact with only one channel and therefore have only one UO input.






Figure 6. I/O Module

The EN input enables the tristate output buffer. The global signals INEN and OUTEN (Figure 5) are used to disable the inputs and outputs during certain test modes. Latches are provided in the input and output path. When GOUT is low, the output signal on UO1/UO2 is latched. When it is high, the latch is transparent. The latch can be used as the second stage of a rising-edge flip-flop as described in the Applications note accompanying this data sheet. GIN is the reverse of GOUT. When GIN is high, the input data is latched; when it is low, the input latch becomes transparent.

The output of the module, Y, is used for data being input to the chip. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below it (similar to logic modules). Side I/O modules may also connect to the array through nondedicated Long Vertical Tracks (LVTs). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom must be routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section). As a result, I/O signals connected to I/O modules on either the top or bottom of the array may incur a slight delay penalty (~1nS) over signals connected to I/O modules on the sides.

Routing Structure

The ACT 2 architecture uses Vertical and Horizontal routing tracks to interconnect the various Logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into pieces called segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

Horizontal Routing

T-46-19-11

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 7. Nondedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.




Figure 7. Horizontal Routing Tracks and Segments

T-46-19-11

Vertical Routing

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 8.

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PAL®s. The use of antifuses to implement a Programmable Logic Device results in highly testable structures as well as efficient programming algorithms. The structure is highly testable because there are no pre-existing connections, therefore temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Antifuse Structures




Figure 8. Vertical Routing Tracks and Segments

Antifuse Connections

Four types of antifuse connections are used in the routing structure of the Act 2 array. (The physical structure of the antifuse is identical in each case, only the usage differs.) The four types are:

XF	Cross connected antifuse	Most intersections of horizontal and vertical tracks have an XF that connects the perpendicular tracks.
HF	Horizontally connected antifuse	Adjacent segments in the same horizontal track are connected end-to-end by an HF.
VF	Vertically connected antifuse	Some long vertical tracks are divided into two segments. Adjacent long segments are connected end-to-end by a VF.
FF	"Fast-Fuse" antifuse	The FF connects a module output directly to a long vertical track.

Examples of all four antifuse connections are shown in Figures 7 and 8.

Antifuse Programming

The ACT 2 family uses the PLICE antifuse developed by Actel. The PLICE element is programmed by placing a high voltage (~20 V) across the element and supplying current (~5 mA) for a short duration (<1mS). In the ACT 2 architecture, most antifuses are programmed to ~500 ohms resistance, except for the F-fuses which are programmed to ~250 ohms. The programming circuits are transparent to the user.

Clock Networks

Two low-skew, high fan-out clock distribution networks are provided in the Act 2 architecture (Figure 9). These networks are referred to as CLK0 and CLK1. Each network has a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows:

- 1. externally from the CLKA pad
- 2. externally from the CLKB pad
- 3. internally from the CLKINA input
- 4. internally from the CLKINB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.




Figure 9. Clock Networks

The user configures the clock module by selecting one of two clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generate clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used.

The clock input pads may also be used as normal I/Os, by-passing the clock networks.

Module Interface

T-46-19-11

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

Module Input Connections

Vertical tracks span the vertical height of the array. The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive (off), which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active (on) to verify the continuity of the metal tracks. Vertical input segments span only one channel. Inputs to the array modules come either from the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below (Figure 10).

Module Output Connections

Module outputs have dedicated output segments. Output segments extend vertically two channels above and two channels below, except at the top or bottom of the array. Output segments twist, as shown in Figure 10, so that only four vertical tracks are required.

LVT Connections

Outputs may also connect to nondedicated segments, (LVTs). Each module pair in the array shares three LVTs that span the length of column as shown in Figure 9. Any module in the column pair can connect to one of the LVTs in the column using an FF connection. The FF connection uses antifuses connected directly to the driver stage of the module output, by-passing the isolation transistor. FF antifuses are programmed at a higher current level than HF, VF, or XF antifuses to produce a lower resistance value.

Antifuse Connections

In general every intersection of a vertical segment and a horizontal segment contains an unprogrammed antifuse (XF-type). One exception is in the case of the clock networks.




Figure 10. Logic Module Routing Interface

Clock Connections

To minimize loading on the clock networks, only a subset of inputs has fuses on the clock tracks. Only a few of the C-module and

S-module inputs can be connected to the clock networks. To further reduce loading on the clock network, only a subset of the horizontal routing tracks can connect to the clock inputs of the S-Module. Both of these are illustrated in Figure 11.




Figure 11.

ACT 1 and ACT 2 Military FPGAs

Programming and Test Circuits

The array of logic and I/O modules is surrounded by test and programming circuits controlled by the external pins: MODE, SDI, and DCLK. The function of these pins is summarized below. When MODE is low (GND), the device is in normal or user mode. When MODE is high (VCC), the device is placed into one of several programming or test states. The SDI pin (when MODE is high) is used to input serial data to the Mode register and various address

registers surrounding the array. Data is clocked into these registers using the DCLK pin. The registers are connected as a long series of shift registers as shown in Figure 12. The Mode register determines the test or programming state of the device. Many of the test modes are used during wafer sort and final test at the factory. Other test modes are used during programming in the Activator 2, and some of the modes are available only after programming. The Actionprobe function is one such function available to users.

T-46-19-11 - SDI MODE REGISTER DCLK ■ MODE Y1<0> Y1 REGISTER Y1<c> Y2 REGISTER Y2<c> Y2<0> છું REGISTER K2 REGISTER MODULE ARRAY OTHER REGISTERS

Figure 12. ACT 2 Shift Register

Actionprobe

SDO G

If a device has been successfully programmed and the security fuse has not been programmed, any internal logic or I/O module output can be observed using the Actionprobe circuitry and the PRA and/or PRB pins. The Actionprobe Diagnostic system provides the software and hardware required to perform real-time debugging. The software automatically performs the following functions.

A pattern of "1s" and "0s" is shifted into the device from the SDI pin at each positive edge transition of DCLK. The complete sequence contains 10 bits of counter, 21 bits of Mode Register, n bits of zeros (filler of unused fields, where n depends on the particular device type), R bits of X2, C bits of Y2, R bits of X1, C bits of Y1, and a stop bit ("0" or "1"). After the stop bit has been shifted in, DCLK is left high (see definitions below). X1 and Y1 represent the (X,Y) location in the array for the Actionprobe output, PRA.

T-46-19-11

X2 and Y2 represent the (X,Y) location in the array for the Actionprobe output, PRB. R and C are the row and column size as defined in Table 1. The filler bits, counter pattern, and Mode register pattern are shown in Table 3. Addressing for rows and columns is active high, i.e. unselected rows and columns are "zeros"

and the selected row and column is "high." The timing sequence is shown in Figure 13. The recommended frequency is 10 MHz with 10 nS setup and hold times allowing for SDI and DCLK transitions. The selected module output will be present at the PRA or PRB output approximately 20 nS after the stop-bit transition.

Table 3. Bit Stream Definitions for Actionprobe Diagnostics

Device	Probe_Mode	Filler (n)	Counter_Pattern	Mode_Register_Pattern	# of clocks
A1280	Probe A only	443	0011011111	000000110001111100000	675
A1280	Probe B only	443	0011011111	000000101001111100000	675
A1280	Probe A and B	443	0011011111	000000111001111100000	675
A1240	Probe A only	361	1111000001	000000110001111100000	541
A1240	Probe B only	361	1111000001	000000101001111100000	541
A1240	Probe A and B	361	1111000001	000000111001111100000	541
A1225	Probe A only	308	1101011010	000000110001111100000	458
A1225	Probe B only	308	1101011010	000000101001111100000	458
A1225	Probe A and B	308	1101011010	000000111001111100000	458

For Example: Selecting PRA for A1280 results in the following bit stream:

0011011111 000000110001111100000

(443 zeros)_X2<0>...X2<17>_Y2<81>...Y2<0>_X1<0>...X1<17>_Y1<0>...X1<17>_Y1<0>...Y1<81>_0,

where "_" is used for clarity only.





Figure 13. Timing Waveforms

ACT 1 and ACT 2 Military FPGAs



Part Number

A1010A A1020A A1240 -1200 Gates -2000 Gates -4000 Gates

Die Revision

Std = Standard Speed -1 = Standard + 15% Speed

A1280

-8000 Gates

SMD Drawing Number to Actel Part Number Cross Reference

SMD Number	Cage Number	Actel Part Number
5962-9096401MZX	0J4Z0	A1010A-PG84B
5962-9096501MXX	0J4Z0	A1020A-JQ44B
5962-9096501MYX	0J4Z0	A1020A-JQ68B
5962-9096501MZX	0J4Z0	A1020A-JQ84B
5962-9096501MUX	0J4Z0	A1020A-PG84B
5962-9096501MTX	0J4Z0	A1020A-CQ84B

* Speed Grade: -1 = 15% faster than Standard



Product Plan

T-46-19-11

	Speed Grade			cation		
	Std	-1*	C	М	В	E
A1280 Device						
176-pin Ceramic Pin Grid Array (PG)	~	P	<u> </u>	v	v	_
172-pin Ceramic Quad Flatpack (CQ)	~	P	~	~	M	•
A1240 Device			*****			
132-pin Ceramic Pin Grid Array (PG)	V	Р	V	V	u	_
A1020A Device						
84-pin Ceramic Pin Grid Array (PG)	~	V	~	v	V	_
84-pin Ceramic Quad Flatpack (CQ)	~	~	~	-	M	~
84-pin J-leaded Cerquad Chip Carrier (JQ)	u	~	~	M	in	_
68-pin J-leaded Cerquad Chip Carrier (JQ)	u	r	v	_	~	_
44-pin J-leaded Cerquad Chip Carrier (JQ)	u	~	~	~	~	_
A1010A Device						
84-pin Ceramic Pin Grid Array (PG)	V	~	<i>ν</i>	~	~	_

Applications:C = Commercial

Availability: u = Available P = Planned

M = Military B = MIL-STD-883C

- = Not Planned

E = Extended Flow

Device Resources

						User	I/Os		-	
	Logic			CPGA		CQ	FP		JQCC	
Device	Modules	Gates	176-pin	132-pin	84-pin	172-pin	84-pin	84-pin	68-pin	44-pin
A1280	1232	8000	140	-	_	140	_	_	_	_
A1240	684	4000	_	104	_	_	_	_	_	_
A1020A	547	2000	_	_	69	_	69	69	57	34
A1020A	295	1200	-	_	57	_	_	_	_	

ACT 1 and ACT 2 Military FPGAs

Pin Description

CLKA Clock A (input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground (Input)

Input LOW supply voltage.

I/O Input/Output (Input, Output)

I/O pins function as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the ALS software.

MODE Mode (Input)

The MODE pin controls the use of multi-function pins (DCLK, PRA, PRB, SDI, SDO). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/Os.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A

pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

PRB Probe B (Output) T-46-19-11

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDI Serial Data input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

V_{CC} Supply Voltage (Input)

Input HIGH supply voltage.

V_{KS} Programming Voltage (input)

Input supply voltage used for device programming. This pin must be connected to GND during normal operation.

V_{PP} Programming Voltage (Input)

Input supply voltage used for device programming. This pin must be connected to $V_{\rm CC}$ during normal operation.

V_{SV} Programming Voltage (input)

Input supply voltage used for device programming. This pin must be connected to V_{CC} during normal operation.



Actel Military Product Flow

T-46-19-11

Step	Screen	883C—Clasa B 883C Method	883C—Class B Requirement	Military Datasheet Requirement
1.0	Internal Visual	2010, Test Condition B	100%	100%
2.0	Temperature Cycling	1010, Test Condition C	100%	100%
3.0	Constant Acceleration	2001, Test Condition E (min), Y1, Orientation only	100%	100%
4.0	Seal a. Fine b. Gross	1014	100% 100%	100% 100%
5.0	Visual Inspection		100%	100%
6.0	Pre Burn-in Electrical Parameters	In accordance with Actel applicable device specifications	100%	N/A
7.0	Burn-in Test	1015 Condition D 160 hours @ 125°C Min.	100%	N/A
8.0	Interim (post burn-in) Electrical Parameters	In accordance with Actel applicable device specifications	100%	100% (as final test)
9.0	Percent Defective Allowable	5%	All Lots	N/A
10.0	Final Electrical Test a. Static Tests (1) 25°C (Subgroup 1, Table I, 5005) (2) -55°C and +125°C. (Subgroups 2, 3, Table I, 5005)	In accordance with Actel applicable device specifications	100%	100%
	b. Dynamic and Functional Tests (1) 25°C (Subgroup 7, Table I, 5005) (2) -55°C and +125°C. (Subgroups 8A and 8B, Table I, 5005)		100%	100%
	c. Switching Tests at 25°C (Subgroup 9, Table 1, 5005)		100%	100%
11.0	Gualification or Quality Conformance Inspection Test Sample Selection (Group A)	5005	All Lots	N/A
12.0	External Visual	2009	100%	Actel specification

ACT 1 and ACT 2 Military FPGAs

T-46-19-11

Actel	Extended Flow ^{1, 2}		
	Screen	Method R	tequirement
1.	Wafer Lot Acceptance ³	5007 with step coverage waiver	All Lots
2.	Destructive In-Line Bond Pull ⁴	2011, condition D	Sample
3.	Internal Visual	2010, condition A	100%
4.	Temperature Cycling	1010, condition C	100%
5.	Constant Acceleration	2001, condition E (min) Y ₁ orientation only	100%
6.	Visual Inspection	2009	100%
7.	Particle Impact Noise Detection	2020, condition A	100%
8.	Serialization		100%
9.	Pre Burn-in Electrical Parameters	In accordance with Actel applicable device specification	100%
10.	Burn-in Test	1015, 240 hours @ 125°C minimum	100%
11.	Interim (Post Burn-In) Electrical Parameters	In accordance with Actel applicable device specification	100%
12.	Reverse Bias Burn-in	1015, condition A or C, 72 hours @ 150°C minimum	100%
13.	Interim (Post Burn-in) Electrical Parameters	In accordance with Actel applicable device specification	100%
14.	Percent Defective Allowable (PDA) Calculation	5%, 3% functional parameters @ 25°C	All Lots
15.	Final Electrical Test	In accordance with Actel applicable device specification	100%
	 a. Static Tests (1) 25°C (Subgroup 1, Table 1) (2) -55°C and 125°C (Subgroups 2, 3, Table 1) 	5005 5005	100%
	b. Dynamic or Functional Tests (1) 25°C (Subgroup 4 or 7, Table 1) (2) -55°C and 125°C	5005 5005	100%
	(Subgroups 5 and 6, or 8 a and b, Table 1) c. Switching Tests at 25°C (Subgroup 9, Table 1)	5005	100%
16.	Seal	1014	100%
	a. Fine b. Gross		
17.	Radiographic	2012, two views	100%
18.	Qualification or Quality Conformance Inspection Test Sample Selection	5005	Per Group A
19.	External Visual	2009	100%

Notes:

- 1. Actel offers the Extended Flow in order to satisfy those customers that require additional screening beyond the requirements of MIL-STD-883C, Class B. Actel is compliant to the requirements of MIL-STD-883C, Paragraph 1.2.1, and MIL-M-38510 Appendix A. Actel is offering this extended flow incorporating the majority of the screening procedures as outlined in Method 5004 of MIL-STD-883C Class S. The exceptions to Method 5004 are as shown in Notes 2-4 below.
- 2. Method 5004 requires 100% Radiation Latch-up testing to Method 1020. Actel will not be performing any radiation testing and this requirement must be waived in its entirety.
- 3. Wafer lot acceptance is performed to Method 5007, however the step coverage requirement as specified in Method 2018 must be waived.
- 4. Method 5004 requires a 100%, Non-Destructive Bond Pull to Method 2023. Actel substitutes a Non-Destructive Bond Pull to Method 2011, condition D on a sample basis only.



Absolute Maximum Ratings

Free air temperature range

Symbol	Parameter	Limits	Units
Vcc	DC Supply Voltage ^{1, 2, 3}	-0.5 to +7.0	Volts
Vi	Input Voltage	-0.5 to V _{CC} +0.5	Volts
Vo	Output Voltage	-0.5 to V _{CC} +0.5	Volts
I _{IK}	Input Clamp Current	±20	mA
lok	Output Clamp Current	±20	mA
lok	Continuous Output Current	±25	mA
TSTG	Storage Temperature	-65 to +150	°C

Stresses beyond those listed above may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

- 1. VPP = VCC, except during device programming.
- 2. V_{SV} = V_{CC}, except during device programming.
- 3. VKS = GEN, except during device programming.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ jc, and the junction to ambient air characteristic is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

T-46-19-11

Recommended Operating Conditions

Parameter	Commercial	Military	Units
Temperature Range ¹	0 to +70	-55 to +125	۰c
Power Supply Tolerance	±5	±10	%V _{CC}

Note:

1. Ambient temperature (TA) is used for commercial and industrial; case temperature (T_C) is used for military.

Maximum junction temperature is 150°C.

A sample calculation of the maximum power dissipation for a CPGA 176-pin package at military temperature is as follows:

$$\frac{\text{Max. junction temp. (°C) - Max. military temp. (°C)}}{\theta \text{ja (°C/W)}} = \frac{150 \text{°C} - 125 \text{°C}}{20 \text{°C/W}} = 1.2 \text{ W}$$

Package Type	Pin Count	θjο	θja Still air		θja 300 ft/min. ^{Unita}
Ceramic Pin Grid Array	84	8	33	20	°C/W
	132	5	30	15	°C/W
	176	2	20	8	°C/W
Ceramic Quad Flatpack	84 172	5	40	30	°C/W
J-leaded Cerquad Chip Carrier	44	8	38	30	°C/W
	68	8	35	25	•C/W
	84	8	34	24	°C/W

ACT 1 Electrical Specifications

Parameter

T-46-19-11 Military Units Max. Min. ٧ ٧ 3.7 0.33 0.40 ٧ 0.8 ٧ -0.3 ٧ 2.0 $V_{CC} + 0.3$

Input Transition Tim	ıet _R , t⊊²		500		500	TR.
C _{IO} I/O Capacitano	e ^{2, 3}		10		10	pl
Standby Current, Ic			10		25	m
Leakage Current ⁵		-10	10	-10	10	μ/
Ios Output Short	(V _O = V _{CC})	20	140	20	140	m
Circuit Current ⁶	(V _O = GND)	-10	-100	-10	-100	m

Commercial

Max.

8.0

 $V_{CC} + 0.3$

Min.

3.84

-0.3

2.0

Notes:

V_{OH}1

Vol

VIL

 V_{IH}

- 1. Only one output tested at a time. $V_{CC} = min$.
- 2. Not tested, for information only.
- 3. Includes worst-case 84-pin PLCC package capacitance. $V_{OUT} = 0 \text{ V, f} = 1 \text{ MHz.}$

 $(I_{OH} = -4 \text{ mA})$

 $(I_{OL} = 4 \text{ mA})$

 $(I_{OH} = -3.2 \text{ mA})$

- 4. Typical standby current = 3 mA. All outputs unloaded. All inputs = V_{CC} or GND.
- 5. V_0 , $V_{IN} = V_{CC}$ or GND.
- 6. Only one output tested at a time. Min. at $V_{CC} = 4.5 \text{ V}$; Max. at $V_{CC} = 5.5 \text{ V}$.

ACT 2 Electrical Specifications

Parameter		Co	Commercial		Allitary	Unite
		Min.	Max.	Min.	Max.	_ Units
	(I _{OH} = -6 mA)	3.84				V
V _{OH} ¹ -	(I _{OH} = -4 mA)			3.7		٧
V _{OL} ¹	(I _{OL} = 6 mA)		0.33		0.40	
V _{IL}		-0.3	0.8	-0.3	0.8	٧
V _{IH}	- Marie - Mari	2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	٧
Input Transition Time t _R , t _F	2		500		500	ns
C _{IO} I/O Capacitance ^{2, 3}			10		10	pF
Standby Current, I _{CC} ⁴			10		25	mA
Leakage Current ⁵		-10	10	-10	10	μА

Notes:

- 1. Only one output tested at a time. $V_{CC} = min$.
- 2. Not tested, for information only.
- 3. Includes worst-case 176-pin CPGA package capacitance. $V_{OUT} = 0 \text{ V}$, f = 1 MHz.
- 4. All outputs unloaded. All inputs = V_{CC} or GND.
- 5. V_O , $V_{IN} = V_{CC}$ or GND.



ACT 1 Power Dissipation

The following formula is used to calculate total device dissipation. Total Device Power (mW) = $(0.20 \times N \times F1) + (0.085 \times M \times F2) +$ $(0.80 \times P \times F3)$

Where:

- F1 = Average logic module switching rate in MHz
- F2 = CLKBUF macro switching rate in MHz
- F3 = Average I/O module switching rate in MHz
- M = Number of Logic modules connected to the CLKBUF
- N = Total number of Logic modules used in the design (including M)
- Number of outputs loaded with 50 pF

Average switching rate of logic modules and of I/O modules is some fraction of the device operating frequency (usually CLKBUF). Logic modules and I/O modules switch states (from low-to-high or from high-to-low) only if the input data changes when the module is enabled. A conservative estimate for average logic module and I/O module switching rates (variables F1 and F3. respectively) is 10% of device clock driver frequency.

If the CLKBUF macro is not used in the design, eliminate the second term (including F2 and M variables) from the formula.

Sample A1020 Device Power Calculation

To illustrate the power calculation, consider a large design operating at high frequency. This sample design utilizes 85% of available logic modules on the A1020-series device (.85 x 547 = 465 logic modules used). The design contains 104 flip-flops (208 logic modules). Operating frequency of the design is 16 MHz. In this design, the CLKBUF macro drives the clock network. Logic modules and I/O modules are switching states at approximately 10% of the clock frequency rate $(.10 \times 16 \text{ MHz} = 1.6 \text{ MHz})$. Sixteen outputs are loaded with 50 pF.

To summarize the design described above: N = 464; M = 208; F2 = 16; F1 = 4; F3 = 4; P = 16. Total device power can be calculated by substituting these values for variables in the device dissipation formula.

Total device power for this example =

 $(0.20 \times 465 \times 1.6) + (0.085 \times 208 \times 16) + (0.80 \times 16 \times 1.6) = 452 \text{ mW}$

ACT 2 Power Dissipation

T-46-19-11

 $P = [I_{CC} + I_{active}] \cdot V_{CC} + I_{OL} \cdot V_{OL} \cdot N + I_{OH} \cdot (V_{CC} - V_{OH}) \cdot M$ Where:

I_{CC} is the current flowing when no inputs or outputs are changing. Ischive is the current flowing due to CMOS switching.

IOL IOH are TTL sink/source currents.

Vol. Von are TTL level output voltages.

N equals the number of outputs driving TTL loads to Vol.

M equals the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

Static Power

Static power dissipation is typically a small component of the overall power. From the values provided in the Electrical Specifications, the maximum static power (commercial) dissipation is:

$$10 \text{ mA x } 5.25 \text{ V} = 52.5 \text{ mW}$$

The static power dissipated by TTL loads depends on the number of outputs that drive high or low and the DC lead current flowing. Again, this number is typically small. For instance, a 32-bit bus driving TTL loads will generate 42 mW ATT with all outputs driving low or 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

Active Power

The active power component in CMOS devices is frequency dependent and depends on the user's logic and the external I/O. Active power dissipation results from charging internal chip capacitance such as that associated with the interconnect, unprogrammed antifuses, module inputs, and module outputs plus external capacitance due to PC board traces and load device inputs. An additional component of active power dissipation is due to totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by Equation 1.

Power (
$$\mu W$$
) = $C_{EQ} \cdot V_{CC}^2 \cdot f$ (1)

Where:

CEQ is the equivalent capacitance expressed in pF.

V_{CC} is power supply in volts.

f is the switching frequency in MHz.

Equivalent capacitance is calculated by measuring I_{active} at a specified frequency and voltage for each circuit component of interest. The results for ACT 2 devices are:

	$C_{EQ}(pF$
Modules	7.7
Input Buffers	18.0
Output Buffers	25.0
Clock Buffer Loads	2.5

To calculate the active power that is dissipated from the complete design, you must solve Equation 1 for each component. In order to do this, you must know the switching frequency of each part of the logic. The exact equation is a piece-wise linear summation over all components, as shown in Equation 2.

Power =
$$[(m \cdot 7.7 \cdot f_1) + (n \cdot 18.0 \cdot f_2) + (p \cdot (25.0 + C_L) \cdot f_3) + (q \cdot 2.5 \cdot f_1] \cdot V_{CC}^2$$
 (2

Where:

n = Number of logic modules switching at frequency f1

m = Number of input buffers switching at frequency f2

Number of output buffers switching at frequency f₃

q = Number of clock loads on the global clock network

= Frequency of global clock

f₁ = Average logic module switching rate in MHz

f₂ = Average input buffer switching rate in MHz

f₃ = Average output buffer switching rate in MHz

C_L = Output load capacitance

Determining Average Switching Frequency

In order to determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following rules will help you to determine average switching frequency in logic circuits. These rules are meant to represent worst-case scenarios so that they can be generally used for predicting the upper limits of power dissipation. These rules are as follows:

Module Utilization = 80% of combinatorial modules

Average Module Frequency = F/10

Inputs = 1/3 of I/O T-46-19-11

Average Input Frequency = F/5

Outputs = 2/3 of I/Os

Average Output Frequency = F/10

Clock Net 1 Loading = 40% of sequential modules

Clock Net 1 Frequency = F

Clock Net 2 Loading = 40% of sequential modules

Clock Net 2 Frequency = F/2

Estimated Power

The results of estimating active power are displayed in Figure 14. The graphs provide a simple guideline for estimating power. The tables may be interpolated when your application has different resource utilizations or frequencies.




Figure 14. ACT 2 Power Estimates




Parameter Measurement

₩

Output Buffer Delays

T-46-19-11





AC Test Loads

PAD

Load 1
(Used to measure propagation delay)

To the output under test






Sequential Timing Characteristics

Flip-Flops and Latches

T-46-19-11



Notes:


1. D represents all data functions involving A, B, and S for multiplexed flip-flops.




Sequential Timing Characteristics (continued)

T-46-19-11

Input Buffer Latches (ACT 2 only)



Output Buffer Latches (ACT 2 only)



Timing Characteristics

Timing characteristics for ACT arrays fall into three categories: family dependent, device dependent, and design dependent. The output buffer characteristics are common to all ACT 2 family members. Internal module delays are device dependent. Internal wiring delays between modules are design dependent. Design dependency means actual delays are not determined until after placement and routing of the users design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

The macro propagation delays shown in the Timing Characteristics tables include the module delay plus estimates derived from statistical analysis for wiring delay. This statistical estimate is based on fully utilized devices (90% module utilization).

Critical Nets and Typical Nets

Propagation delays are expressed for two types of nets: critical and typical. Critical nets are determined by net property assignment before placement and routing. Up to 6% of the nets in a design may be designated as *critical*, while 90% of the nets in a design are *typical*.

Fan-Out Dependency


Propagation delays depend on the fan-out (number of loads) driven by a macro. Delay time increases when fan-out increases due to the

ACT 1 Timing Derating Factor (x typical)

	Com	mercial	Mil	itary
Speed Grade	Best- Case	Worst- Case	Best- Case	Worst- Case
Standard Speed	0.45	1.54	0.37	1.79
-1 Speed Grade	0.45	1.28	0.37	1.49

Note:

[&]quot;Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing. "Worst-case" reflects minimum operating voltage, maximum operating temperature, and worst-case processing. Best-case derating is based on sample data only and is not guaranteed.



capacitive loading of the macro's inputs, as well as the interconnect's resistance and capacitance.

Long Tracks

T-46-19-11

Some nets in the design use *long tracks*. Long tracks are special routing resources that span multiple rows or columns or modules, and are used frequently in large fan-out (>10) situations. Long tracks employ three and sometimes four antifuse connections. This increased capacitance and resistance results in longer net delays for macros connected to long tracks. Typically up to 6% of the nets in a fully utilized device require long tracks. Long tracks contribute an additional 10 ns to 15 ns delay.

Timing Derating

Operating temperature, operating voltage, and device processing conditions, along with device die size and speed grade, account for variations in array timing characteristics. These variations are summarized into a derating factor for array typical timing specifications. The derating factors shown in the table below are based on the recommended operating conditions for applications. The derating curves in Figure 15 show worst-to-best case operating voltage range and best-to-worst case operating temperature range. The temperature derating curve is based on device junction temperature. Actual junction temperature is determined from Ambient Temperature, Power Dissipation, and Package Thermal characteristics.

ACT 2 Timing Derating Factor (x typical)

	Com	mercial	Mil	litary
Speed Grade	Best- Case	Worst- Case	Best- Case	Worst- Case
Standard Speed	0.40	1.40	0.35	1.60

Note:

"Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing. "Worst-case" reflects minimum operating voltage, maximum operating temperature, and worst-case processing. Best-case derating is based on sample data only and is not guaranteed.




Figure 15. Derating Curves



ACT 1 Timing Characteristics

T-46-19-11

Logic Module Timing

 $V_{CC} = 5.0 \text{ V}$; $T_A = 25^{\circ}\text{C}$; Process = Typical; $t_{PD} = 3.0 \text{ ns } @ \text{FO} = 0$

Single Logic Module Macros (e.g., most gates, latches, multiplexors)¹

Parameter	Output Net	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
t _{PD}	Critical	5.4	5.8	6.2	8.5	Note 2	ns
t _{PD}	Typical	6.3	6.7	7.7	8.6	10.8	ns

Dual Logic Module Macros (e.g., adders, wide input gates)¹

Parameter	Output Net	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
teo	Critical	9.2	9.6	10.0	12.3	Note 2	ns
t _{PD}	Typical	10.2	10.6	11.6	12.5	14.6	ns

Sequential Element Timing Characteristics

	-			Fan-Out			
	Parameter :	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Unit
tsu	Set Up Time, Data Latches	3.5	3.9	4.2	4.5	4.8	ns
t _{su}	Set Up Time, Flip-Flops	3.9	3.9	3.9	3.9	3.9	ns
41	Hold Time	0	0	0	0	0	ns
t _W	Pulse Width, Minimum ³	7.7	8.5	9.2	10.0	14.0	ns
tco	Delay, Critical Net	5.4	5.8	6.2	8.5	Note 2	ns
tco	Delay, Typical Net	6.3	6.7	7.7	8.6	10.8	ns

Notes:

- 1. Most flip-flops exhibit single module delays.
- 2. Critical nets have a maximum fan-out of six.
- 3. Minimum pulse width, tw, applies to CLK, PRE, and CLR inputs.

. .

ACT 1 Timing Characteristics (continued)

I/O Buffer Timing

V_{CC} = 5.0 V; T_A = 25°C; Process = Typical

T-46-19-11

ACT 1 and ACT 2 Military FPGAs

INBUF Macros

Parameter	From - To	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
t _{PHL}	Pad to Y	6.9	7.6	8.9	10.7	14.3	ns
t _{PLH}	Pad to Y	5.9	6.5	7.7	8.4	12.4	ns

CLKBUF (High Fan-Out Clock Buffer) Macros

Parameter	FO = 40	FO = 160	FO = 320	Units
t _{PHL}	9.0	12.0	15.0	ns
t _{РLН}	9.0	12.0	15.0	ns

Notes:

1. A clock balancing feature is provided to minimize clock skew.

There is no limit to the number of loads that may be connected to the CLKBUF macro.

OUTBUF, TRIBUFF, and BIBUF Macros

 $C_L = 50 pF$

Parameter	From - To	CMOS	TTL	Units
t _{PHL}	D to Pad	3.9	4.9	ns
t _{PLH}	D to Pad	7.2	5.7	ns
t _{РНZ}	E to Pad	5.2	3.4	ns
t _{PZH}	E to Pad	6.5	4.9	ns
t _{PLZ}	E to Pad	6.9	5.2	ns
t _{PZL}	E to Pad	4.9	5.9	ns

Change in Propagation Delay with Load Capacitance

Parameter	From – To	CMOS	TTL	Units
t _{PHL}	D to Pad	0.03	0.046	ns/pF
t eun	D to Pad	0.07	0.039	ns/pF
t _{PHZ}	E to Pad	0.08	0.046	ns/pF
ŧрzн	E to Pad	0.07	0.039	ns/pF
t _{PLZ}	E to Pad	0.07	0.039	ns/pF
t pzL	E to Pad	0.03	0.039	ns/pF

Notes:

- The BIBUF macro input section exhibits the same delays as the INBUF macro.
- Load capacitance delay delta can be extrapolated down to 15 pF minimum.

Example:

Delay for OUTBUF driving a 100-pF TTL load:

 $t_{PHL} = 4.9 + (.046 \times (100-50)) = 4.9 + 2.3 = 7.2 \text{ ns}$

 $t_{PLH} = 5.7 + (.039 \text{ x} (100-50)) = 5.7 + 2.0 = 7.7 \text{ ns}$



A1280 Timing Characteristics

Propagation Delays (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

T-46-19-11

Parameter	Description	Output Net	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
t _{PD1}	Single Module	Critical	4.5	5.0	5.5	6.0	_	ns
t _{PD1}	Single Module	Typical	5.7	6.2	6.7	8.2	11.7	ns
t _{PD2}	Dual Module	Critical	7.5	8.0	8.5	9.0	-	ns
t _{PD2}	Dual Module	Typical	8.7	9.2	9.7	11.2	14.7	ns
t _{co}	Sequential Clk to Q	Critical	4.5	5.0	5.5	6.0	-	ns
t∞	Sequential Clk to Q	Typical	5.7	6.2	6.7	8.2	11.7	ns
tgo	Latch G to Q	Critical	4.5	5.0	5.5	6.0	-	ns
t _{GO}	Latch G to Q	Typical	5.7	6.2	6.7	8.2	11.7	ns
t _{PD}	Asynchronous to Q	Critical	4.5	5.0	5.5	6.0	-	ns
t _{PD}	Asynchronous to Q	Typical	5.7	6.2	6.7	8.2	11.7	ns

Sequential Timing Characteristics (Over Worst-Case Recommended Operating Conditions; No Further Derating Required)

		Comi	nercial	Mill	tary	
Parameter	Description	Min.	Max.	Min.	Max.	Units
tsup	Flip-Flop (Latch) Data Input Setup	0.4		1.0		ns
t _{SUASYN}	Flip-Flop (Latch) Asynchronous Input Setup	1.0		2.0		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold		0.0		0.0	ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	5.0		7.5		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold		0.0		0.0	ns
twclka	Flip-Flop (Latch) Clock Active Pulse Width	7.5		9.0		ns
twasyn	Flip-Flop (Latch) Asynchronous Pulse Width	7.5		9.0		ns
t _A	Flip-Flop (Latch) Clock Input Period	18.0		22.0		ns
t inh	Input Buffer Latch Hold		2.0		2.5	ns
t _{insu}	Input Buffer Latch Setup	-2.5		-3.5		ns
t ouтн	Output Buffer Latch Hold		0.0		0.0	ns
[‡] OUTSU	Output Buffer Latch Setup	0.4		1.0		ne
f _{MAX}	Flip-Flop (Latch) Clock Frequency		48.0		39.0	MHz

Notes:

Data applies to macros based on the sequential (S-type) module. Timing
parameters for sequential macros constructed from C-type modules can
be obtained from the ALS Timer utility.

^{2.} Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the G input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

A1280 Timing Characteristics (continued)

I/O Buffer Timing (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

T-46-19-11

Parameter	Description	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
t _{INYH}	Pad to Y High	6.7	7.2	7.7	8.2	11.7	ns
t _{INYL}	Pad to Y Low	6.6	7.1	7.6	8.1	11.5	ns
t _{INGH}	G to Y High	6.6	7.2	7.7	8.2	11.7	ns
tingL	G to Y Low	6.4	6.9	7.5	8.0	11.4	ns

Global Clock Network (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

Parameter	Description	FO = 32	FO = 128	FO = 384	Units
t _{CKH}	Input Low to High	9.1	10.1	12.3	ns
t _{CKL}	Input High to Low	9.1	10.2	12.5	ns
t _{PWH}	Minimum Pulse Width High	6.0	6.0	6.0	ns
t _{PWL}	Minimum Pulse Width Low	6.0	6.0	6.0	ns
tcksw	Maximum Skew	0.5	1.0	2.5	ns
t _{SUEXT}	Input Latch External Setup	0.0	0.0	0.0	ns
t _{HEXT}	Input Latch External Hold	7.0	8.0	11.2	ns
t _P	Minimum Period	15.0	18.0	20.0	ns
f _{MAX}	Maximum Frequency	66.0	55.0	50.0	MHz

Output Buffer Timing (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

Parameter	Description	TTL	CMOS	Units
tоин	Data to Pad High	4.6	6.7	ns
t _{DHL}	Data to Pad Low	6.5	4.9	ns
t _{ENZH}	Enable Pad Z to High	8.3	8.3	ns
t _{ENZL}	Enable Pad Z to Low	5.5	5.5	ns
t _{ENHZ}	Enable Pad High to Z	4.5	4.5	ns
t _{ENLZ}	Enable Pad Low to Z	6.0	6.0	ns
t _{GLH}	G to Pad High	4.6	4.6	ns
t _{GHL}	G to Pad Low	6.5	6.5	ns
d _{TLH}	Delta Low to High	0.06	0.11	ns/pF
d _{THL}	Delta High to Low	0.11	0.08	ns/pF



T-46-19-11

A1240 Timing Characteristics

Propagation Delays (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

PRELIMINARY DATA

Parameter	Description	Output Net	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
t _{PD1}	Single Module	Critical Net	3.9	4.3	4.8	5.3	_	ns
t _{PD1}	Single Module	Typical Net	4.9	5.3	5.7	7.0	10.0	ns
t _{PD2}	Dual Module	Critical Net	7.5	8.0	8.5	9.0	-	ns
t _{PD2}	Dual Module	Typical Net	7.9	8.3	8.7	10.0	13.0	ns
tco	Sequential Clk to Q	Critical Net	3.9	4.3	4.8	5.3	-	ns
tco	Sequential Clk to Q	Typical Net	4.9	5.3	5.7	7.0	10.0	ns
tgo	Latch G to Q	Critical Net	3.9	4.3	4.8	5.3	-	ns
tgo	Latch G to Q	Typical Net	4.9	5.3	5.7	7.0	10.0	ns
t _{PD}	Asynchronous to Q	Critical	3.9	4.3	4.8	5.3	-	ns
t _{PD}	Asynchronous to Q	Typical	4.9	5.3	5.7	7.0	10.0	ns

Sequential Timing Characteristics (Over Worst-Case Recommended Operating Conditions; No Further Denating Required)

_		Comr	nercial	Mili	tary	
Parameter	Description	Min.	Max.	Min.	Max.	Units
tsup	Flip-Flop (Latch) Data Input Setup	0.4		1.0		ns
tsuasyn	Flip-Flop (Latch) Asynchronous Input Setup	1.0		2.0		ns
t _{HD}	Filip-Flop (Latch) Data Input Hold		0.0		0.0	ns
SUENA	Flip-Flop (Latch) Enable Setup	5.0		7.5		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold		0.0		0.0	ns
W CLKA	Filip-Flop (Latch) Clock Active Pulse Width	6.5		9.0		ns
WASYN	Filp-Flop (Latch) Asynchronous Pulse Width	6.5		9.0		. ns
L A	Filip-Flop (Latch) Clock Input Period	15.0		20.0		ns
t _{INH}	Input Buffer Latch Hold		2.0		2.5	ns
t _{insu}	Input Buffer Latch Setup	-2.5		-3.5		ns
Ю ОТН	Output Buffer Latch Hold		0.0		0.0	ns
toursu	Output Buffer Latch Setup	0.4		1.0		ns
f _{MAX}	Filp-Flop (Latch) Clock Frequency		66.0		50.0	MHz

Notes

Data applies to macros based on the sequential (S-type) module. Timing parameters for sequential macros constructed from C-type modules can be obtained from the ALS Timer utility.

Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the G input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

ACT 1 and ACT 2 Military FPGAs

A1240 Timing Characteristics (continued)

I/O Buffer Timing (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

PRELIMINARY DATA

Parameter	Description	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units		
\$NYH	Pad to Y High	6.1	6.5	5.9	7.4	10.5	ns		
t _{INYL}	Pad to Y Low	5.9	6.4	6.8	7.3	10.4	ns		
t _{INGH}	G to Y High	6.1	6.5	5.9	7.4	10.5	ns		
\$NGL	G to Y Low	5.9	6.4	6.8	7.3	10.4	ns		

Global Clock Network (V_{CC} = 5.0 V; T_A = 25°C; Process = Typical; Derating Required)

T-46-19-11

Parameter	Description	FO = 32	FO = 128	FO = 256	Units	
tскн	Input Low to High	9.1	10.1	11.2	ns	
t _{CKL}	Input High to Low	9.1	10.2	11.3	ns	
t _{PWH}	Minimum Pulse Width High	5.1	5.5	6.0	ns	
t _{PWL}	Minimum Pulse Width Low	5.1	5.5	6.0	ns	
tcksw	Maximum Skew	0.5	1.0	2.5	ns	
t _{SUEXT}	Input Latch External Setup	0.0	0.0	0.0	ns	
t _{HEXT}	Input Latch External Hold	7.0	8.0	11.2	ns	
t _P	Minimum Period	12.0	15.0	16.6	ns	
f _{MAX}	Maximum Frequency	80.0	66.0	60.0	MHz	

Output Buffer Timing ($V_{CC} = 5.0 \text{ V}$; $T_A = 25 ^{\circ}\text{C}$; Process = Typical; Derating Required)

Parameter	Description	TTL	CMOS	Units
t _{DLH}	Data to Pad High	4.6	6.7	ns
t _{OHL}	Data to Pad Low	6.5	4.9	ns
t _{ENZH}	Enable Pad Z to High	8.3	8.3	ns
t _{ENZL}	Enable Pad Z to Low	5.5	5.5	ns
t _{ENHZ}	Enable Pad High to Z	4.5	4.5	ns
t _{ENLZ}	Enable Pad Low to Z	6.0	6.0	ns
t _{GLH}	G to Pad High	4.6	4.6	ns
t _{GHL}	G to Pad Low	6.5	6.5	ns
d _{TLH}	Delta Low to High	0.06	0.11	ns/pF
d _{THL}	Delta High to Low	0.11	0.08	ns/pF



T-46-19-11

ALS Design Environment

Hard and Soft Macros

Designing within the Actel design environment is accomplished through a building block approach. Over 250 logic function macros are provided in the ACT 1 and ACT 2 design libraries. Hard macros range from simple SSI gates such as AND, NOR, and exclusive OR to more complex functions such as flip-flops with 4:1 multiplexed data inputs.

Hard macros are implemented within the ACT 1 architecture by utilizing one or two modules. Hard macros are implemented within the ACT 2 architecture by utilizing one or more C-Modules and/or S-Modules. Over 150 of these macros are implemented within a single logic module, although several two-module macros are available. One- and two-module macros have a small propagation delay variance, which allows accurate performance prediction.

Soft macros comprise multiple hard macros connected to form complex functions ranging from MSI functions to 16-bit counters and accumulators. A large number of TTL equivalent hard and soft macros also are provided.

Design Compatibility

The design libraries for ACT 2 are fully upward compatible from the ACT 1 design libraries. ACT 1 designs can be converted to equivalent gate-count ACT 2 arrays. The Activator 2 programmer supports ACT 1 and ACT 2 device families.

ACT 1 Macro Library **Soft Macro Library Overview**

Macro Name	Modules Required	Description	Levels of Logic
Counters			
CNT4A	17	4-bit loadable binary counter with clear	4
CNT4B	15	4-bit loadable bin counter w/ clr, active low carry in & carry out	4
UDCNT4A	24	4-bit up/down cntr w/ sync active low load, carry in & carry out	6
Decoders			
DEC2X4	4	2 to 4 decoder	1
DEC2X4A	4	2 to 4 decoder with active low outputs	1
DEC3X8	8	3 to 8 decoder	1
DEC3X8A	8	3 to 8 decoder with active low outputs	1
DEC4X16A	20	4 to 16 decoder with active low outputs	2
DECE2X4	4	2 to 4 decoder with enable	1
DECE2X4A	4	2 to 4 decoder with enable and active low outputs	1
DECE3X8	11	3 to 8 decoder with enable	2
DECE3X8A	11	3 to 8 decoder with enable and active low outputs	2
Latches and Reg	jistora		·
DLC8A	8	Octal latch with clear	1
DLE8	8	Octal latch with enable	1
DLM8	8	Octal latch with mulitplexed inputs	1
REGE8A	20	Octal register with preset and clear, active high enable	2
REGE8B	20	Octal register with active low clock, preset and clear, active high enable	2
Adders			
FA1	3	One-bit full adder	3
FADD8	37	8-bit fast adder	4
FADD12	62	12-bit fast adder	5
FADD16	78	16-bit fast adder	5
FADD24	120	24-bit fast adder	6
FADD32	160	32-bit fast adder	7

ACT 1 and ACT 2 Military FPGAs

ACT 1 Macro Library Soft Macro Library Overview (continued)

T-46-19-11

Macro Name	Modules Required	Description	Levels of Logic
Comparators			
ICMP4	5	4-bit identity comparator	2
ICMP8	9	8-bit identity comparator	3
MCMP16	93	16-bit magnitude comparator	5
MCMPC2	9	2-bit magnitude comparator with enables	3
MCMPC4	18	4-bit magnitude comparator with enables	4
мсмрс8	36	8-bit magnitude comparator with enables	6
Multiplexors			
мх8	3	8 to 1 multiplexor	2
MX8A	3	8 to 1 multiplexor with an active low output	2
MX16	5	16 to 1 multiplexor	2
Multipliers			
SMULT8	235	8 x 8 two's complement multiplier	Varies
Shift Registers			
SREG4A	8	4-bit shift register with clear	2
SREG8A	18	8-bit shift register with clear	2
TTL Replacemen	nts		
TA138	12	3 to 8 decoder with 3 enables and active low outputs	2
TA139	4	2 to 4 decoder with an enable and active low outputs	1
TA151	5	8 to 1 multiplexor with enable, true, and complementary outputs	3
TA153	2	4 to 1 multiplexor with active low enable	2
TA157	1	2 to 1 multiplexor with enable	1
TA161	22	4-bit sync counter w/ load, clear, count enables & ripple carry out	3
TA164	18	8-bit serial in, parallel out shift register	1
TA169	25	4-bit synchronous up/down counter	6
TA181	31	4-bit ALU	4
TA194	14	4-bit shift register	1
TA195	10	4-bit shift register	1
TA269	50	8-bit up/down cntr w/ clear, load, ripple carry output & enables	8
TA273	18	Octal register with clear	1
TA280	9	Parity generator and checker	4
TA377	16	Octal register with active low enable	1
Super Macros			
UART	189	Universal Asychronous Receiver/Transmitter	7-Tx 4-Rx
MC	102	DRAM Controller	Varies
DMA	225	Direct Memory Access Controller	Varies
SINT	180	SCSI Interface Controller	Varies

ACT 1 Macro Library Hard Macro Library Overview

T-46-19-11


The following illustrations show all the available Hard Macros.

2-input Gates (Module Count = 1)

3-Input Gates (Module Count = 1, unless indicated otherwise)

2 Indicates 2-module macro

Indicates extra delay input





ACT 1 Macro Library

T-46-19-11

4-Input Gates (Module Count = 1, unless indicated otherwise)

Indicates 2-module macro
 Indicates extra delay input





AND-XOR Gates
(Module Count = 1)




Y




ACT 1 Macro Library

AND-OR Gates (Module Count = 1)




T-46-19-11


Indicates 2-module macro
 Indicates extra delay input














<u>D</u>

<u>A</u> <u>B</u>

С

T-46-19-11

2 Indicates 2-module macro

▲ Indicates extra delay input

OA1B


OA3A

Y

ACT 1 Macro Library

С


OR-AND Gates (Module Count = 1)




OA1C


ОАЗВ









































ACT 1 Macro Library

Buffers (Module Count = 1)











T-46-19-11

I/O Buffers (I/O Module Count = 1)




Multiplexors (Module Count = 1)




T-46-19-11

ACT 1 Macro Library


Latches (Module Count = 1)




D-Latches with Clear (Module Count = 1)




D-Latches with Enable (Module Count = 1)



Mux Latches (Module Count = 1)



Adders (Module Count = 2)



Macros FA1A, FA1B, and FA2A have two level delays from the inputs to the S outputs, as indicated by the A




D-Filip-Flops (Module Count = 2)

T-46-19-11

D-Flip-Flops with Clear

D-Flip-Flops with Preset




D-Flip-Flops with Preset and Clear




T-46-19-11


D-Flip-Flops with Enable (Module Count = 2)




JK Flip-Flops (Module Count = 2)



Mux Flip-Flops (Module Count = 2)



CLKBUF Interface Macros (Module Count = 1)





Overview

The following tables describe ACT 2 macros, which are building blocks for designing FPGAs with the ALS and your CAE interface.

Equation Statement Elements

Combinatorial Elements

All equations for combinatorial logic elements use the following operators:

Operator	Symbol	
AND	See Note 1	
NOT	!	
OR	+	
XOR	^	

Notes:

- A space between the 'A' and 'B' in the equation Y = A B means A AND B.
- Order of operators in decreasing precedence is: NOT, AND, XOR, and OR.
- 3. Signals expressed in bold have a dual module delay.

T-46-19-11

The macros are divided into four categories: I/O Macros, Hard Macros (Combinable and Non-Combinable), Soft Macros, and TTL Macros.

Sequential Elements

All equations for sequential logic elements use the following

Q = <!> (<!> CLK or G, <data equation>, <!> CLR, <!> PRE) <!> Optional Inversion CLK Flip-Flop Clock Pin G Latch Gate Pin CLR Asynchronous Clear Pin PRE Asynchronous Preset Pin

ACT 2 Macro Selections

I/O Macros

Macro Name	No. of	Modules	Description
Macro Rapie	1/0	Clock	Description
INBUF	1	100.00	Input
IBDL	1 1		Input with Input Latch
BBDLHS	1		Bidirectional with Input Latch and Output Latch
BBHS	1		Bidirectional
BIBUF	1		Bidirectional
CLKBIBUF	1	1	Bidirectional with Input Dedicated to Clock Network
CLKBUF	1	1	Input for Dedicated Clock Network
OBOLHS	1		Output with Output Latch
OBHS	1		Output
OUTBUF	1		Output
TBDLHS	1		Three State Output with Latch
TBHS	1		Three State Output
TRIBUFF	1		Three State Output

Note:

The following are functionally identical:

OBHS and OUTBUF; TRIBUFF and TBHS; BBHS and BIBUF

ACT 2 Macro Library

TTL Macros

T-46-19-11

		Logic Levels	No. of Modules	
Macro Name	Description	rodic revers	Seq.	Comb
TA00	2-input NAND	1		1
TA02	2-input NOR	1		1
TA04	Inverter	1		1
TA07	Buffer	1		1
TA08	2-input AND	1		1
TA10	3-input NAND	1		1
TA11	3-input AND	1		1
TA20	4-input NAND	1		2
TA21	4-Input AND	1		1
TA27	3-input NOR	1		1
TA32	2-input OR	1		1
TA40	4-input NAND	1		2
TA42	4 to 10 decoder	1		10
TA51	AND-OR-Invert	1		2
TA54	4-wide AND-OR-Invert	2		5
TA55	2-wide 4-input AND-OR-Invert	2		3
TA86	2-input exclusive OR	1		1
TA138	3 to 8 decoder with enable and active low outputs	2		12
TA139	2 to 4 decoder with enable and active low outputs	1		4
TA150	16 to 1 multiplexor	3		6
TA151	8 to 1 multiplexor with enable and active low outputs	3		5
TA153	4 to 1 multiplexor	2		2
TA154	4 to 16 decoder	2		22
TA157	2 to 1 multiplexor	1		1
TA160	4-bit decode counter with clear	4	4	12
TA161	4-bit binary counter with clear	3	4	10
TA164	8-bit serial in, parallel out shift register	1	8	
TA169	4-bit up/down counter	6	4	14
TA174	Hex D-type flip-flop with clear	1	6	
TA175	Quadruple D-type flip-flop with clear	1	4	
TA190	4-bit up/down decode counter with up/down mode	7	4	31
TA191	4-bit up/down binary counter with up/down mode	7	4	30
TA194	4-bit shift register	1	4	4
TA195	4-bit shift register	1	4	1
TA269	8-bit up/down binary counter	8	8	28
TA273	Octal register with clear	1	8	
TA280	Parity generator and checker	4		9
TA377	Octal register with active low enable	1	8	
TA688	8-bit identity comparator	3		9



Soft Macros

T-46-19-11

Function	Description	Macro Name	Logic Levels	No. of Modules	
runcuon	Description	Macio naille	COUR COTOIS	Seq.	Comb.
	4-bit binary counter with load, clear	CNT4A	4	4	8
	4-bit binary counter with load, clear, carry in, carry out	CNT4B	4	4	7
•	4-bit up/down counter with load, carry in, and carry out	UDCNT4A	5	4	13
O	very fast 16-bit down counter	VCNT16C	1	34	31
Counters	2-bit down counter, prescaler	VCNT2CP	1	5	2
	2-bit down counter, most significant bit	VCNT2CU	1	2	3
	4-bit down counter, middle bits	VCNT4C	1	4	8
	4-bit down counter, low order bits	VCNT4CL	1	4	7
	2 to 4 decoder	DEC2X4	1		4
	2 to 4 decoder with active low outputs	DEC2X4A	1		4
•	3 to 8 decoder	DEC3X8	1		8
4.3	3 to 8 decoder with active low outputs	DEC3X8A	1		8
Decoders	4 to 16 decoder with active low outputs	DEC4X16A	2		20
	2 to 4 decoder with enable	DECE2X4	1		4
	2 to 4 decoder with enable and active low outputs	DECE2X4A	1		4
	3 to 8 decoder with enable	DECE3X8	2		11
	3 to 8 decoder with enable and active low outputs	DECE3X8A	2		11
	octal latch with clear	DLC8A	1	8	
	octal latch with enable	DLE8	1	8	
Registers	octal latch with multiplexed data	DLM8	1	8	
	4-bit shift register with clear	SREG4A	1	4	
	8-bit shift register with clear	SREG8A	1	8	
	8-bit adder	FADD8	3		44
	9-bit adder	FADD9	3		49
	10-bit adder	FADD10	3		56
Adders	12-bit adder	FADD12	4		69
	16-bit adder	FADD16	5		97
	2-bit sum generator	SUMX1A	2		5
	very fast 16-bit adder	VADD16C	3		97
	4-bit identity comparator	ICMP4	2		5
	8-bit identity comparator	ICMP8	, 3		5
Comparators	2-bit magnitude comparator with enable	MCMPC2	`3		9
	4-bit magnitude comparator with enable	MCMPC4	4		18
	8-bit magnitude comparator with enable	MCMPC8	6		36
	8 to 1 multiplexor	MX8	2		3
Vlultiplexors	8 to 1 multiplexor with active low outputs	MX8A	2		3
	16 to 1 multiplexor	MX16	2		5

T-46-19-11

Combinable Hard Macros 1 (for DF1, DF1B, DFC1B, DFC1D, DL1, DL1B, DLC, and DLCA)

Function Description			Equation(s)	No. of Modules		
	Description	Macro Name		Seq.	Comb	
		AND2	Y = AB		1	
		AND2A	Y = !A B		1	
ND	2-input	AND2B	Y = !A !B		1	
		AND3B	Y = !A IB C		1	
AND-OR		AO1A	Y = ((!A) B) + C		1	
ND-OR		AO1D	Y = (!A !B) + C		1	
ND-OR Invert		AOI1D	Y = !((!A !B) + !C)		1	
		BUF	Y = A		1	
Buffers and		BUFA	Y = !(!A)		1	
nverters		INV	Y = !A		1	
		INVA	Y = !A		1	
		GAND2	Y = A G		1	
Clock Net		GNOR2	Y = !(A + G)		1	
nterface		GOR2	Y = A + G		1	
Multiplexor	2:1	MX2	$Y = (A \mid S) + (B \mid S)$. 1	
		NAND2A	Y = !(!A B)		1	
NAND	2-input	NAND2B	Y = !(!A !B)		1	
	3-input	NAND3C	Y = I(IA !B !C)		1	
		NOR2	Y = !(A + B)		1	
	2-input	NOR2A	Y = !(!A + B)		1	
NOR		NOR2B	Y = !(!A + IB)		1	
	3-input	NOR3A	Y = !(!A + B + C)		1	
OR-AND		OA1	Y = (A + B) C		1	
	0.1	OR2	Y = A + B		1	
OR	2-input	OR2A	Y = !A + B		1	
	3-input	OR3	Y = A + B + C		1	



T-46-19-11

Combinable Hard Macros 2 (for DF1, DF1B, DFC1B, DFC1D, DL1, and DL1B)

Function	Description	Macro Name	Equation(s)	No. of Modules	
			-4	Seq.	Comb
	O learnest	AND3	Y = ABC		1
	3-input	AND3A	Y = IABC		1
AND		AND3C	Y = !A !B !C		1
	4-input	AND4B	Y = A B C D		1
		AND4C	Y = IA !B !C D		1
		AO1	Y = (A B) + C		1
		AO1B	Y = (A B) + (!C)		1
		AO1C	Y = ((!A) B) + (!C)		1
		AO1E	Y = (!A !B) + !C		•
		AO11	Y = AB + ((A + B)C)		i
		AO2	Y = ((A B) + C + D)		1
		AO2A	Y = ((AB) + C + D)		i
AND-OR		AO2B	Y = (A B) + C + D		
		AO2C	Y = (!A B) + !C + D		1
		AO2D	Y = (A B) + C D		1
		AO3	Y = (A B C F D T C F D T T T T T T T T T		1
		AO3B	• •		Ţ
		AO3C	Y = (!A !B C) + D		1
			Y = (!A !B !C) + D		1
		A04A	Y = (!ABC) + (ACD)		1
		AO5A	Y = (!AB) + (AC) + D		1
		AOI1A	Y = !((!A B) + C)		1
		AOI1B	Y = !((A B) + !C)		1
ND-OR Invert		AOI1C	Y = !((!A !B) + C)		1
		AOI2A	Y = !((!A B) + C + D)		
		AOI3A	Y = !((!A !B !C) + (!A !D))		i
xclusive OR	XNOR, AND-XOR	AX1B	Y = (IA !B) ^ C		1
Nagla		CS2	Y = !((A + S) B) C + ((A + S) B) D		
Boolean		CY2B	Y = A1 B1 + (A0+B0) A1 + (A0+B0) B1		1
					1
Clock Net		GMX4	Y = (D0 !S0 !G) + (D1 !G S0) + (D2 G !S0) + (D3 S0 G)		1
nterface		GNAND2	Y = !(A G)		1
		GXOR2	Y = A ^ G		1
ND-OR		MAJ3	Y = (A B) + (B C) + (A C)		1
	· · · · · · · · · · · · · · · · · · ·	MX2A			
		MX2C	Y = (!A !S) + (B S) Y = (!A !S) + (!B S)		1
fultiplexor		m/ZO	Y = (!A !S) + (!B S)		1
	4:1	MX4	Y = (D0 !S0 !S1) + (D1 S0 !S1) + (D2 !S0 S1) + (D3 S0 S1)		1
	2-input	NAND2	Y = !(A B)		1
	O leaved	NAND3A	Y = !(IA B C)		
AND	3-input	NAND3B	Y = !(!A B C)		1
	4-input	NAND4C	Y = !(!A !B !C D)		1
		NAND4D	Y = !(!A !B !C !D)		1
		NOR3	Y = !(A + B + C)		
	3-input	NOR3B	•		1
OP			Y = !(!A + !B + C)		1
OR		NOR3C	Y = !(!A + !B + !C)		1
	4-input	NOR4A	Y = !(!A + B + C + D)		1
	4-input	NOR4B	Y = !(!A + !B + C + D)		1

ACT 2 Macro Library

T-46-19-11

Combinable Hard Macros 2 (continued) (for DF1, DF1B, DFC1B, DFC1D, DL1, and DL1B)

			Equation(s)	No. of Modules	
Function	Description	Macro Name		Seq.	Comb.
		OA1A	Y = (!A + B) C		1
		OA1B	Y = (A + B) (!C)		1
OR-AND	OA1C	Y = (!A + B) (!C)		1	
		OA2	Y = (A + B) (C + D)		1
	OA2A	Y = (!A + B) (C + D)		1	
	OA3	Y = ((A + B) C D)		1	
	OA3A	Y = ((A + B) !C D)		1	
	OA4	Y = (A + B + C) D		1	
		OA4A	Y = ((A + B + !C) D)		1
		OA5	Y = (A+B+C)(A+D)		1
•		OAI1	Y = !((A + B) C)		1
OR-AND Invert		OAI2A	Y = !((A + B + C) !D)		1
		OAI3A	Y = !((A + B) !C !D)		1
	0.1	OR3A	Y = !A + B + C		1
	3-input	OR3B	Y = !A + !B + C		1
OR	41	OR4	Y = A + B + C + D		1
	4-input	OR4A	Y = !A + B + C + D		1
		XOR	Y = A ^ B		1
	XOR	XO1	$Y = (A ^ B) + C$		1
		XO1A	Y = !(A ^ B) + C		1
Exclusive OR		XNOR	Y = !(A ^ B)		1
	XNOR, AND-XOR	XA1	Y = (A ^ B) C		1
		XA1A	Y = !(A ^ B) C		1



Non-Combinable Hard Macros

T-46-19-11

Function	Description	Macro Name	Equation(s)	No. of Modules	
				Seq.	Comb.
		AND4	Y = ABCD		1
AND	4-input	AND4A	Y = (IA B C D)		1
		AND4D	Y = IA IB IC ID		2
	5-input	AND5B	Y = !A !B C D E		1
	2-input	OR2B	Y = !A + !B		1
	3-input	OR3C	Y = IA + IB + IC		1
OR		OR4B	Y = !A + !B + C + D	-	1
	4-input	OR4C	Y = !A + !B + !C + D		1
		OR4D	Y = !A + !B + !C + !D		2
	5-input	OR5B	Y = !A + !B + C + D + E		1
	3-input	NAND3	Y = !(A B C)		1
		NAND4	Y = !(A B C D)		2
NAND	4-input	NAND4A	Y = !(!ABCD)		1
		NAND4B	Y = !(IA !B C D)		1
	5-input	NAND5C	Y = !(!A !B !C D E)		1
		NOR4	X = I(A + B + C + D)		2
NOR	4-input	NOR4C	Y = !(!A + !B + !C + D)		1
Non		NOR4D	Y = !(!A + !B + !C + !D)		1
	5-input	NOR5C	Y = !(!A + !B + !C + D + E)		1
		AX1	Y = (!A B) ^ C		1
Exclusive OR	XNOR, AND-XOR	AX1A	Y = !(!A B) ^ C		2
······································		AX1C	Y = (A B) ^ C		1
		A02E	Y = (!A !B) + !C + !D		1
		AO3A	Y = (A B C) + D		1
		A06	Y = AB + CD		1
AND-OR		AO6A	Y = AB + C!D		1
		AO7	Y = ABC + D + E		1
		80A	Y = (A B) + (!C !D) + E		1
		AO9	Y = (AB) + C + D + E		1
		AO10	Y = (AB + C)(D + E)		1
		AOI1	Y = !(A B + C)		1
AND-OR Invert		AOI2B	Y = !((!A B) + !C + D)		1
		AOI4	Y=!((A B) + (C D))		2
SD AND		AOI4A	Y = !(A B + !C D)		1
OR-AND		OA3B	Y = ((!A + B) !C D)		1
OR-AND Invert		OAI3	Y = !((A + B) C D)		1
<i>l</i> ultiplexor	2:1	MX2B	Y = (A !S) + (!B S)		1

Non-Combinable Hard Macros (continued)

T-46-19-11

			-	No. of I	Modules
Function	Description	Macro Name	Equation(s)	Seq.	Comb.
		HA1	CO = A B S = A ^ B		2
		HA1A	CO = !A B S = !(A ^ B)		2
	half	HA1B	CO = !(A B) S = !(A ^ B)		2
		HA1C	CO = !(A B) S = (A ^ B)		2
Adders		FA1A	CO = (CI !B !A) + (A !B) + (B CI A) S = (B !A !CI) + (CO !A CI) + (CO A !CI) + (B A CI)		2
full	full	FA1B	CO = !A(!B + B Cl) + A(!B Cl) S = !A(!Cl CO + Cl B) + A(!Cl B + Cl CO)		2
		FA2A	CO=(CI !B !(A0+A1)) + (!B (A0+A1)) + (B CI (A0+A1)) S=(B !(A0+A1) !CI) + (CO !(A0+A1) CI) + (CO(A0+A1) !CI) + (B(A0+A1)CI)		2
		CS1	Y = !(A + SB)C + D(A + SB)		1
		CY2A	Y = A1 B1 + A0 B0 A1 + A0 B0 B1		1
Boolean		MXT	Y=(!S1 (!S0A D0) + (S0A D1)) + (S1 (!S0B D2 + S0B D3))		2
		MXC1	Y = !(!SA + SB)C + (!SA + SB)D		2
		DF1	Q = (CLK, D, -, -)	1	
		DF1A	QN = !(CLK, D, -, -)	1	
		DF1B	Q = (!CLK, D, -, -)	1	
		DF1C	QN = !(!CLK, D,- ,-)	1	
		DFC1	Q = (CLK, D, CLR, -)	1	1
		DFC1A	Q = (ICLK, D, CLR, -)	1	1
	with clear	DFC1B	Q = (CLK, D, !CLR, -)	1	
	WILLICIDAL	DFC1D	Q = (!CLK, D, !CLR, -)	1	
D-type		DFC1E	QN = !(CLK, D, !CLR, -)	1	1
Flip-Flops		DFC1G	QN = !(ICLK, D, !CLR, -)	1	1
		DFE	Q=(CLK, !E Q + E D, -, -)	1	
		DFE1B	Q = (CLK, !ED + EQ, -, -)	1	
		DFE1C	Q=(!CLK, D !E + Q E, -, -)	1	
	with analta	DFE3A	Q = (CLK, D E + Q !E, !CLR, -)	1	
	with enable	DFE3B	Q = (!CLK, DE + Q!E, !CLR, -)	1	
		DFE3C	Q = (CLK, D !E + Q E, !CLR, -)	1	
		DFE3D	Q = (!CLK, D !E + Q E, !CLR, -)	1	
		DFEA	Q=(!CLK, !E Q + E D, -, -)	1	1



Non-Combinable Hard Macros (continued)

T-46-19-11

Function	Description	Macro Name	Equation(s)	No. of Modul	
				Seq.	Comb.
		DFM	Q = (CLK, A !S + B S, -, -)	1	
		DFM1B	QN = !(CLK, A !S + B S, -, -)	1	
		DFM1C	QN = !(!CLK, A !S + B S, -, -)	1	
		DFM3	Q = (CLK, A ! S + B S, CLR, -)	1	1
		DFM3B	Q = (!CLK, A !S + B S, !CLR, -)	1	
		DFM3E	Q = (!CLK, A !S + B S, CLR, -)	1	1
		DFM4C	QN = !(CLK, !A !S + !B S, -, !PRE)	1	
	with multiplexed data	DFM4D	QN = !(!CLK, A !S + B S, -, !PRE)	1	
		DFM6A	Q = (CLK, (D0 ISO IS1 + D1 S0 IS1		
		DIMOA	+ D2 !S0 S1 + D3 S0 S1), !CLR, -)	1	
		DFM6B	Q = (!CLK, (D0 !S0 !S1 + D1 S0 !S1		
		DEMOS	+ D2 !S0 S1 + D3 S0 S1), !CLR, -)	1	
		DFM7A	Q = (CLK, !CLR, (D0 !S0 + D1 S0) !(S10 + S1	1) .	
•		DIMIA	+ (D2 !S0 + D3 S0) (S10 + S11))	" 1	
D-type Flip-Flops		DE1470	Q = (!CLK, !CLR, (D0 ISO + D1 S0) !(S10 + S	11)	
(continued)		DFM7B	+ (D2 !S0 + D3 S0) (S10 + S11))	''' 1	
(DFMA	Q = (!CLK, A !S + B S, -, -)	1	
		DFMB	Q = (CLK, A !S + B S, !CLR,)	1	
		DFME1A	Q=(CLK, !E A !S + !E B S + E Q, -, -)	i	
		DFP1	Q = (CLK, D, -, PRE)		2
		DFP1A	Q = (!CLK, D, -, PRE)		2
	with preset	DFP1B	Q = (CLK, D, -, 1PRE)		2
		DFP1C	QN = !(CLK, D, -, PRE)	1	1
	•	DFP1D	Q = (!CLK, D, -, !PRE)	2	
		DFP1E	QN = !(CLK, D, -, !PRE)	1	
		DFP1F	Q = (ICLK, D, -, PRE)	1	1
		DFP1G	QN = !(!CLK, D, -, !PRE)		1
	with clear	DFPC	Q = (CLK, D, CLR, PRE)		2
	and preset	DFPCA	Q = (!CLK, D, !CLR, PRE)		2
	***	JKF	Q=(CLK, !Q J + Q K, -, -)	1	
		JKF1B	Q = (!CLK, !QJ + QK, -, -)	1	
JK Flip-Flops		JKF2A	Q=(CLK, !Q J + Q K, !CLR, -)	1	
or riip-riops		JKF2B	Q=(ICLK, !Q J + Q K, !CLR, -)	1	
		JKF2C	Q = (CLK, !Q J + Q K, CLR, -)	1	1
		JKF2D	Q=(!CLK, !Q J + Q K, CLR, -)	1	i
		TF1A	Q=(CLK, T !Q + !T Q, !CLR, -)	1	
T-type Flip-Flops		TF1B	Q=(!CLK, T!Q + !TQ, !CLR, -)		
				1	
		DL1	Q = (G, D, -, -)	1	
		DL1A	QN = !(G, D, -, -)	1	
		DL1B	Q = (!G, D, -, -)	1	
Data Latch		DL1C	QN = !(!G, D, -, -)	1	
		DL2A	Q=(G, D, !CLR, PRE)		2
		DL2B	QN=!(!G, D, CLR, PRE)		2
		DL2C	Q=(!G, D, !CLR, PRE)		2
		DL2D	QN=!(G, D, CLR, !PRE)		2

ACT 2 Macro Library

Non-Combinable Hard Macros (continued)

T-46-19-11

			F-volton (a)	No. of Modules	
Function	Description	Macro Name	Equation(s)	Seq.	Comb
		DLC	Q = (G, D, !CLR, -)	1	
		DLC1	Q= (G, D, CLR, -)		1
	with alasm	DLC1A	Q = (!G, D, CLR, -)		1
	with clear	DLC1F	QN= !(G, D, CLR, -)		1
		DLC1G	QN = !(!G, D, CLR, -)		1
		DLCA	Q = (!G, D, !CLR, -)	1	
	DLE	Q=(G, Q !E + D E, -, -)	1		
		DLE1D	QN=!(!G, !E !D + E QN, -, -)	1	
		DLE2A	Q = (!G, Q !E + D E, CLR, -)	1	1
		DLE2B	Q = (!G, D !E + Q E, !CLR, -)	1	
		DLE2C	Q = (IG, IE D + Q E, CLR, -)		1
	with enable	DLE3A	Q = (!G, ED + Q !E, -, PRE)		2
		DLE3B	Q=(!G, !E D + Q E, -, PRE)		1
		DLE3C	Q=(!G, !E D + Q E, -, !PRE)		1
		DLEA	Q=(G, Q E + D !E, -, -)	1	
		DLEB	Q=(!G, Q !E + D E, -, -)	1	
Data latch (continued)		DLEC	Q=(!G, Q E + D !E, -, -)	1	
(00.7		DLM	Q = (G, A ! S + B S, -, -)	1	
		DLM2A	Q = (!G, A !S + B S, CLR, -)	1	1
	with multiplexed data	DLM3	Q = (G, D0 !S0 !S1 + D1 S0 !S1 + D2 !S0 S1 + D3 S0 S1, -, -)	1	
		DLM3A	Q = (!G, D0 !S0 !S1 + D1 S0 !S1 + D2 !S0 S1 + D3 S0 S1, -, -)	1	
		DLMA	Q = (!G, A !S + B S, -, -)	1	
	with multiplexed data and enable	DLME1A	Q=(!G, A !S !E + B S !E + E Q, -, -)	1	
		DLP1	Q = (G, D, -, PRE)		1
		DLP1A	Q = (!G, D, -, PRE)		1
	with preset	DLP1B	Q = (G, D, -, !PRE)		1
	p. 0001	DLP1C	Q = (!G, D, -, PRE)		1
		DLP1D	QN = !(G, D, -, !PRE)	1	
		DLP1E	QN = !(!G, D, -, !PRE)	1	
Clock Net Interface		CLKINT		cloc	k lules = '
		VCC		mod	lules = (
Tie-Off		GND		mod	lules = (




Hard Macro Symbols


I/O Buffers

(I/O Module Count = 1)

T-46-19-11



I/O Buffers with Latches




T-46-19-11

ACT 2 Macro Library


2-Input Gates

(Module Count = 1)



3-Input Gates


(Module Count = 1)








4-input Gates

(Module Count = 1)









































(Module Count = 2)










▲ Indicates extra delay input


5-Input Gates

(Module Count = 1)













Buffers

(Module Count = 1)











XOR Gates (Module Count = 1)




XOR-OR Gates (Module Count = 1)



С




XOR-AND Gates (Module Count = 1)



AND-XOR Gates


(Module Count = 1)







(Module Count = 2)











AND-OR Gates


(Module Count = 1)





































AO2E

























ACT 2 Macro Library

AND-OR Gates, continued (Module Count = 1)

T-46-19-11










OR-AND Gates


(Module Count = 1)


T-46-19-11




Multiplexors

(Module Count = 1)






(Module Count = 2)





(Module Count = 1)







ACT 2 Macro Library


D-Latches with Clear (Module Count = 1)

T-46-19-11



(Module Count = 2)






G CLR




Adders

(Module Count = 1)

T-46-19-11




(Module Count = 2)



Macros FA1A, FA1B, and FA2A have two level delays from the inputs to the S outputs, as indicated by the 🛦



(Module Count = 1)




T-46-19-11


ACT 2 Macro Library


D-Type Flip-Flops with Clear


(Module Count = 1)



(Module Count = 2)








D-Type Flip-Flops with Preset


(Module Count = 1)



PRE

DFP1B


(Module Count = 2)






PRE


DFP1D






D-Type Flip-Flops with Preset and Clear

(Module Count = 2)












D-Type Flip-Flops with Enable


(Module Count = 1)










T-46-19-11













JK Flip-Flops (Module Count = 1)













(Module Count = 2)






Toggle Filip-Flops (Module Count = 1)







SO

GMX4

CLKINT

D1


D2 D3

GXOR2



Package Pin Assignments: 84-Pin CPGA (Top View)

T-46-19-11



Orientation Pin (C3)

Signal	A1010-Series Devices	A1020-Series Devices
PRA	A11	A11
PRB	B10	B10
MODE	E11	E11
SDI	B11	B11
DCLK	C10	C10
V _{PP}	К2	К2
CLK or I/O	F9	F9
GND	B7, E2, E3, K5, F10, G10	B7, E2, E3, K5, F10, G10
V _{CC}	B5, F1, G2, K7, E9, E10	B5, F1, G2, K7, E9, E10
N/C (No Connection)	B1, B2, C1, C2, K1, J2, L1, J10, K10, K11, C11, D10, D11	B2

- 1. V_{PP} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.

Package Pin Assignments: 132-Pin CPGA (Top View)

T-46-19-11

	1	2	3	4	5	6	7	8	9	10	11	12	13	_
A	0	0	0	0	0	0	0	0	0	0	0	0	0	A
В	0	0	0	0	0	0	0	0	0	0	0	0	0	В
С	0	0	0	0	0	0	0	0	0	0	0	0	0	С
٥	0	0	0	0		0	0	0			0	0	0	D
E	0	0	0		$ (\overline{c} $				7)		0	0	0	E
F	0	0	0	0				Ì		0	0	0	0	F
G	0	0	0	0			2-PI	•••		0	0	0	0	G
н	0	0	0	0			-			0	0	0	0	н
J	0	0	0		\mathbb{C}				رك		0	0	0	J
к	0	0	0			0	0	0			0	0	0	κ
L	0	0	0	0	0	0	0	0	0	0	0	0	0	L
м	0	0	0	0	0	0	0	0	0	0	0	0	0	м
N	0	0	0	0	0	0	0	0	0	0	0	0	0	N
'	1	2	3	4	5	6	7	8	9	10	11	12	13	•
L														

Signal	Pin No.	Location
PRA or I/O	113	B8
PRB or I/O	121	C6
MODE	2	A1
SDI or I/O	101	B12
SDO or I/O	65	N12
DCLK or I/O	132	СЗ
CLKA or I/O	115	B7
CLKB or I/O	119	B6
GND	9, 10, 26, 27, 41, 58, 59, 73, 74, 92, 93, 107, 108, 125, 126	E3, F4, J2, J3, L5, M9, L9, K12, J11, E12, E11, C9, B9, B5, C5
V _{CC}	18, 19, 49, 50, 83, 84, 116, 117	G3, G2, L7, K7, G10, G11, D7, C7
V _{PP}	82	G13
V _{SV}	17, 85	G4, G12
V _{KS}	81	H13

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE = GND, except during device programming or debugging.
- 4. V_{PP} = V_{CC}, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.



Package Pin Assignments: 176-Pin CPGA (Top View)

T-46-19-11


	_	_			_											
l,	1	2	3	4	5	5	7	8	9	10	<u> 11</u>	12	13	14	15	
A	О	O	O	O	O	O	O	O	0	O	O	O	O	O	O	A
В	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
E	0	0	0	0	6						7	0	0	0	0	E
F	0	0	0	0		$ \langle \overline{} \rangle$				7		0	0	0	0	F
G	0	0	0	0								0	0	0	0	G
н	0	0	0	0			•••	6-PI			ł	0	0	0	0	н
J	0	0	0	0	Н							0	0	0	0	J
ĸ	0	0	0	0	Н	رر				زر		0	0	0	0	к
L	0	0	0	0	(7)	0	0	0	0	L
М	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	M
N	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	N
P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	P
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

Signal	Pin No.	Location
PRA or I/O	152	C9
PRB or I/O	160	D7
MODE	2	СЗ
SDI or I/O	135	B14
SDO or I/O	87	P13
DCLK or I/O	175	B3
CLKA or I/O	154	A9
CLKB or I/O	158	B8
GND	1, 8, 18, 23, 33, 38, 45, 57, 67, 77, 89, 101, 106, 111, 121, 126, 133, 145, 156, 165	D4, E4, G4, H4, K4, L4, M4, M6, M8, M10, M12, K12, J12, H12, F12, E12, D12, D10, C8, D6
V _{cc}	13, 24, 28, 52, 68, 82, 112, 116, 140, 155, 170	F4, H3, J4, M5, N8, M11, H13, G12, D11, D8, D5
V _{PP}	110	J14
V _{SV}	25, 113	H2, H14
V _{KS}	109	J13

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE = GND, except during device programming or debugging.
- 4. $V_{PP} = V_{CC}$, except during device programming. 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.

Package Pin Assignments: 84-Pin CQFP (Top View)

T-46-19-11




- 1. VPP must be terminated to VCC, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.



Package Pin Assignments: 172-Pin CQFP (Top View)

T-46-19-11




Signal	Pin Number
MODE	1
GND	7, 17, 22, 32, 37, 55, 65, 75, 98, 103, 108, 118, 123, 141, 152, 161
V _{CC}	12, 23 ,27, 50, 66, 80, 109, 113, 136, 151, 166
V _{SV}	24, 110
V _{KS}	106
V _{PP}	107
SDO or I/O	85
SDI or I/O	131
PRA or I/O	148
PRB or I/O	156
CLKA or I/O	150
CLKB or I/O	154
DCLK or I/O	171


- 1. V_{PP} must be terminated to V_{CC} , except during device programming. 2. MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.

-

Package Pin Assignments: 44-Pin, 68-Pin, 84-Pin JQCC

T-46-19-11






- 1. VPP must be terminated to VCC, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.




Package Mechanical Details: 84-Pin CPGA

T-46-19-11



Package Mechanical Details: 132-Pin CPGA


T-46-19-11






Package Mechanical Details: 176-Pin CPGA

T-46-19-11




Package Mechanical Details: 84-Pin CQFP

T-46-19-11




Lead Count	D, E	D1, E1
84	1.350" ± .030"	0.650" ± .010"





Package Mechanical Details: JQCC

T-46-19-11



Lead Count	D, E	D1, E1			
44	.690" ± .005"	.650" ± .008"			
68	.990" ± .005"	.950" ± .008"			
84	1.190" ± .005"	1.150" ± .008"			