



## SCANNER ANALOG FRONT END

### 1. GENERAL DESCRIPTION

The W6662 is a highly integrated CCD/CIS analog front end signal processor. It provides the components required for all necessary front-end signal process of a CCD/CIS scanner, including a 3-channel input clamp circuit for correlated double sampling (short as CDS) mode, a multiplexer to mux 3-channel inputs to a correlated double sampling (CDS) circuit, a programmable offset adjusted and gain controlled amplifier, a 12-bit analog-to-digital converter.

CDS or S&H (sample and hold) of operation modes can be chosen. The device configuration is programmed via 3-wire or 4-wired interface, operation modes, offset and gain value of each channel can be programmed.


### 2. FEATURES

- 12-bit A/D Converter
- No Missing Code Guaranteed
- Three channels analog input with clamp circuit individually
- Integrated Correlated Double Sampler (CDS)
- Supports Contact Image Sensors (CIS)
- Accept CCD/CIS sensor with three channel or single channel analog out
- External offset voltage input for CIS reference voltage
- Built-in bandgap reference circuit for CDS mode and A/D Converter
- Integrated 6-bit Programmable Gain Amplifier (PGA) with 3-channel register selected
- Integrated 8-bit offset adjustment with 3-channel register selected
- 3 MHz sampling rate of offset/gain adjustment circuit
- Three-wired or four-wired Serial Interface programmable
- Registers readback capability
- Low power CMOS device
- Power down mode supported
- 3/5V digital I/O pin
- Packageed in 48-pin QFP


#### **Applications:**

Flatbed Scanners  
Sheetfeed Scanners  
Film Scanners

## 3. PIN CONFIGURATION



## 4. BLOCK DIAGRAM





## 5. PIN DESCRIPTIONS

PIN	NAME	TYPE	DESCRIPTION
10, 37, 44	AVDD	AP	Analog Power Supply.
4, 6, 8, 35, 42	AVSS	AP	Analog Ground.
45, 46	VRDT	AO	Voltage Reference Decoupling (Top).
47, 48	VRDB	AO	Voltage Reference Decoupling (Bottom).
1	VRDC	AO	Voltage Reference Decoupling (Center).
2	VREF	AO	Internal Reference Output.
3	VINR	AI	Analog Input, Red Channel.
5	VING	AI	Analog Input, Green Channel.
7	VINB	AI	Analog Input, Blue Channel.
11	CISREF	AI	Reference Voltage Input when CIS input.
12	PAOUT	AO	PGA Output, low speed analog monitor output for test only.
13	PAOUTN	AO	PGA Output (negative), low speed analog monitor output for test only.
14	CDSCK1	DI	CDS Clock 1 (Schmitt Trigger Input), Reset Level Sampling Clock.
15	CDSCK2	DI	CDS Clock 2 (Schmitt Trigger Input), Data Level Sampling Clock.
16	ADCCLK	DI	A/D Converter Sampling Clock (Schmitt Trigger Input).
19	DRVDD	DP	Digital Driver Power Supply.
17	DRVSS	DP	Digital Driver Ground.
20	SEL0	DI	Channel Select bit 0.
21	SEL1	DI	Channel Select bit 1.
22	SCLK	DI	Clock Input of Serial Interface (Schmitt Trigger Input).
23	SDI/SDIO	DI/DO	Serial Interface of Data Input or Serial Interface of Data Input/Output.
24	SDO/SMS	DI, DO	Serial Interface of Data Output, Serial Interface Mode Select.
25	SEN	DI	Enable Signal of Serial Interface, Active Low.
26:34	DOUT[0:8]	DO	Data Output Bit, DOUT0 is LSB.
38:40	DOUT[9:11]	DO	Data Output Bit, DOUT11 is MSB.
41	OEN	DI	Output Enable, Active Low.

Type: AP is Analog Power, AI is Analog Input, AO is Analog Output, DP is Digital Power, DI is Digital Input, DO is Digital Output.



## 6. FUNCTIONAL DESCRIPTIONS

Figure 4 is the block diagram of W6662, it consists of three channel clamp circuit for CDS mode, a multiplexer to mux 3-channel inputs and outputs to a correlated double sampling (CDS), a programmable gain control and offset adjustment amplifier, a 12-bit analog-to-digital converter. Bandgap reference circuit generate voltage reference signals for input signals clamping and correlated sampling use (in CDS mode), for offset D/A converter and output A/D converter use. The select signals SEL1 and SEL0 are used to select the offset registers and gain registers, the input channels may be selected simultaneously.

### 6.1 Clamp Circuit

The capacitor between the output of CCD/CIS device and W6662 is used to block the DC voltage (even as high voltage). The clamp circuit is used to remove unwanted common-mode voltage in the input pixel data and to get a maximum input signal span when the input is driven by CCD device as shown in Figure 6-1. The input pins of W6662 are clamped to a internal offset voltage while valid pixel signal is input. The clamp switches at three channels of figure 6-1 are turn on whenever CDSC1 goes high. Figure 6-2 shows the waveform between output of CCD device and input of W6662, the voltage change on the capacitor will be clamped.

The value of input capacitor is calculated as follows:

$$C_{MAX} = \frac{t_{CLP}}{(R_{ON} + R_{CCDS}) \times \ln(V_C/V_{CLPTolerance})}$$

$$C_{MIN} = \frac{I_{BIAS} \times t_{C2I}}{dV}$$

where

$C_{MAX}$  is the maximum capacitor value.

$C_{MIN}$  is the minimum capacitor value.

$t_{CLP}$  is the high pulse width of the CDSC1 clock input.

$R_{ON}$  is switch resistance during clamping and is equivalent to 5K.

$R_{CCDS}$  is the source resistance of CCD device.

$V_C$  is the voltage change on the input capacitor must be clamped.

$V_{CLPTolerance}$  is the tolerance voltage error at the end of clamping.

$I_{BIAS}$  is the input leakage current on the input of the W6662 device.

$dV$  is the maximum voltage drift on the input of the W6662 device.

$t_{C2I}$  is the time stamp from the end of clamping point to the actual input data sampling point, equal to  $t_{C2S} + t_{SPD} + t_{ACD}$  or may be approximated as conversion time  $t_{CVR}$ .

If input capacitor value is specified as  $C_{IN}$ , the following is the equation to calculate how many lines are required before the capacitor settles to the desired accuracy after power is up:

$$LN = \frac{(R_{ON} + R_{CCDS}) \times C_{IN}}{PIXN \times t_{CLP}} \ln (V_{OFS}/V_{CLPTolerance})$$



where

$LN$  is line number.

$PIXN$  is the total pixel number in one line.

$C_{IN}$  is the input capacitor value, 0.01  $\mu F$  is suggestion value.

$V_{OFS}$  is the internal offset voltage to be clamped on the input terminal of the input capacitor.



## 6.2 MUX and Channel Select

The analog input signal may be three channels or single channel and is specified in configuration register. Three channel input or single channel input are described as follows:

The three channel input is used for red, green and blue analog signal input, selected by SEL1 and SEL0 signals. The channel select signals SEL1 and SEL0 may be 01, 10, 11 and listed as follows:

SEL1 = 0, SEL0 = 1 is red channel input selected, red channel of gain register and offset register also selected.

SEL1 = 1, SEL0 = 0 is green channel input selected, green channel of gain register and offset register also selected.

SEL1 = 1, SEL0 = 1 is blue channel input selected, blue channel of gain register and offset register also selected.

SEL1 = 0, SEL0 = 0 is reserved.

The one channel input is used for black and white CCD/CIS sensor or multiplexed color CCD/CIS sensor output. Any channel input of red, green or blue can be used, other un-used analog input must tight to  $V_{SS}$  in S & H mode. The channel select signals SEL1 and SEL0 is used to select offset register and gain register only and may be 01, 10, 11, described as follows:

SEL1 = 0, SEL0 = 1 is red channel of gain register and offset register selected.

SEL1 = 1, SEL0 = 0 is green channel of gain register and offset register selected.


SEL1 = 1, SEL0 = 1 is blue channel of gain register and offset register selected.

SEL1 = 0, SEL0 = 0 is reserved.

## 6.3 CDS vs S&H Mode

"CDS" stands for "correlated double sampling". It is used to reduce noise generated in CCD source and to decrease the sampling error which induced from clamping voltage error. CDS takes two step to sample a CCD's output pixel. In the first step, the reset level of CCD output is sampled and hold by S/H1 at the falling edge of CDSCCK1 signal. In the second step, the data signal of CCD output is sampled and hold by S/H2 at the falling edge of CDSCCK2 signal. The CDS output voltage is obtained from the voltage difference of the outputs of S/H1 and S/H2.

In S&H mode, the data signal of CIS output is sampled and hold by S/H1 at the falling edge of CDSCCK2 signal and the output voltage is obtained from the voltage difference of the outputs of S/H1 and CISREF pin. Figure 6-3 shows the equivalent circuits of CDS and S&H mode processing.



## 6.4 Gain/Offset Adjustment

The analog input signal after CDS or S&H processed is amplified by PGA gain adjustment and then shifted by offset value. The offset value will not be affected by the PGA gain adjustment.



## PGA Gain Adjustment

"PGA" stands for "programmable gain amplifier", it can provide analog gain for "not enough level for A/D converter" input signals. The gain value is converted from PGA\_code of gain register and is selected by channel select SEL1 and SEL0. The gain formula is:

$$\text{analog gain} = 1 + \frac{\text{PGA\_code}}{12}$$

PGA\_code = 0–63 and the gain = 1–6.25.

## Offset Adjustment

The analog signal level can be shifted by offset level and to get maximum linear region. The offset level is converted from offset value by internal D/A converter and the offset value is selected by channel select SEL1 and SEL0.

The mapping between offset register code and offset value is as follows:

OFFSET REGISTER	OFFSET VALUE
1111 1111 (LSB)	+200 mV
:	:
:	:
1000 0001	+1.6 mV
1000 0000	0.0 mV
0000 0000	0.0 mV
0000 0001	-1.6 mV
:	:
:	:
0111 1111	-200 mV


## 6.5 Analog Monitor

The analog differential signal of PAOUT and PAOUTN is used to monitor the output waveform after gain and offset adjustment process. The CCD or CIS pixel rate must operate below or equal 1MHz and at most one probe loading on the PAOUT and PAOUTN to get a correct voltage output. In normal operation, the PAOUT and PAOUTN must be turned off by writing a specified bit on the configuration register to avoid the interference of noise and extra capacitance loading.

## 6.6 Internal Registers

The registers in the W6662 is configuration register, three channel offset registers and three channel gain registers, these registers are addressed by A2, A1 and A0. The registers can be read or modified through 3-wired or four-wired serial interface. During address phase, if SDO/SMS pin is low, three-wired is selected, the three-wired interface are SEN, SCLK and SDIO signals, if SDO/SMS pin is high, four-wired interface is selected, the four-wired interface are SEN, SCLK SDI and SDO signals. Figure 6-4 shows the setting of the serial interface. For three-wired interface setting, the SDO/SMS pin must connected to VSS. For four-wired interface, it only need to connect a pull high resistor on the SDO/SMS pin. The signal format on the serial interface is listed as follows:

# Preliminary W6662CF



R/W is read (high) or write (low) command to access the register.

A0, A1 and A2 is the address select bits of the register.

D0 through D7 is the data bit of the register, D7 is MSB and D0 is LSB.

The address of the registers is:

A2	A1	A0	REGISTER
0	0	0	Configuration Register
0	0	1	Red PGA Register
0	1	0	Green PGA Register
0	1	1	Blue PGA Register
1	0	0	Red Offset Register
1	0	1	Green Offset Register
1	1	0	Blue Offset Register
1	1	1	Reserved

## Configuration Register

The bit definition of configuration register is:

### A. Configuration mode (wake up and configuration)

bit 0 = 0: 1.5V input span.

1: 3.0V input span.

bit 1 = 0: S&H mode.

1: CDS mode.

bit [3:2] = 0 0: Red channel input only.

0 1: Green channel input only.

1 0: Blue channel input only.

1 1: Three channels input and selected by SEL1 and SEL0 signals.

bit 4 = Reserved (must set to 0).

bit 5 = 0: PAOUT and PAOUTN enable.

1: PAOUT and PAOUTN disable.

bit 6 = Reserved (must set to 0).

bit 7 = 0.





## B. Power down mode

bit [6:0] = don't care.

bit 7 = 1.

The CDSCK1, CDSCK2, ADCCLK and SCLK must hold at stable state after power down mode has been configured to ensure the W6662 is in low power state. The system must wait at least 10 mS to ensure that the device is power up completely if the configuration register is programmed with bit 7 = 0.


## PGA Registers

The mapping of PGA registers and PGA\_code is:

bit [5:0] PGA\_code, bit 5 is MSB, bit 0 is LSB.

bit [7:6] reserved (must set to 0).

The offset registers are described in PGA gain/offset adjustment section.





## 7. ELECTRICAL CHARACTERISTICS

### 7.1 Maximum Ratings\*

PARAMETER	SYMBOL	RATING	UNITS
Supply Voltage with respect to AVSS (at AVDD pin)	VAVDD	-0.3 to 6	V
Supply Voltage with respect to DRVSS (at DRVDD pin)	VDRVDD	-0.3 to 6	V
Voltage on any pin other than VAVDD supplies		-0.3 to VAVDD + 0.3	V
Voltage on any pin other than VDRVDD supplies		-0.3 to VDRVDD + 0.3	V
Current at any pin other than supplies		0 to 10	mA
Storage Temperature	TST	-65 to 150	°C

\* Exceeding these values may cause permanent damage.

### 7.2 Recommended Operating Conditions

PARAMETER	SYMBOL	RATING	UNIT
Operation Voltage (referenced to AVSS pin)	VAVDD	4.75 to 5.25	V
Operation Voltage (referenced to DRVSS pin)	VDRVDD	3.0 to 5.25	V
Operation Temperature	TOP	0 to 70	°C

### 7.3 Power Supply Characteristics

PARAMETER	CONDITION	SYMBOL	MIN.	TYP	MAX.	UNITS	TEST
Standby Supply Current	Power Supply	IDDQ			0.1	mA	Test 1
Operating Supply Current	(VDD = 5.0V)	IDD		30	40	mA	Test 2

: Typical figure are at VDD = 5V and temperature = 25° C and are for design aid only, not guaranteed and not subject to production testing.

Test 1: All input pins are VDD or VSS, include CDSCK1, CDSCK2, ADCCLK and SCLK, OEN and SEN are VDD, configure as power down mode, output without loading.

Test 2: No analog input, CDS mode configured, 2 MHz pixel rate, PAOUT and PAOUTN disabled and output without loading.

### 7.4 Digital Characteristics

PARAMETER	CONDITION	SYM.	MIN.	TYP	MAX.	UNITS	NOTES
Output High Sourcing Current	(VDRVDD = 5V)	IOH	0.5			mA	1
Output Low Sinking Current	(VDRVDD = 5V)	IOL	0.5			mA	2
High Level Input Voltage	(VDRVDD = 5V)	VIH	2.0			V	3
Low Level Input Voltage	(VDRVDD = 5V)	VIL			0.8	V	3
Schmitt Input High Threshold Voltage	(VDRVDD = 5V)	VT+			2.2	V	4

# Preliminary W6662CF



## 7.4 Digital Characteristics, continued

PARAMETER	CONDITION	SYM.	MIN.	TYP	MAX.	UNITS	NOTES
Schmitt Input Low Threshold Voltage	(VDRVDD = 5V)	V <sub>T-</sub>	0.8			V	4
Input Current		I <sub>in</sub>			1	μA	
Input Capacitance		C <sub>in</sub>		10		pF	

: Typical figure are at V<sub>DD</sub> = 5V and temperature = 25° C and are for design aid only, not guaranteed and not subject to production testing.

### Notes:

- 1: V<sub>OH</sub> = 0.9 V<sub>DRVDD</sub>.
- 2: V<sub>OL</sub> = 0.1 V<sub>DRVDD</sub>.
3. All digital input pin, CD<sub>SCK1</sub>, CD<sub>SCK2</sub>, AD<sub>CCLK</sub> and S<sub>CLK</sub> are exclusive.
4. CD<sub>SCK1</sub>, CD<sub>SCK2</sub>, AD<sub>CCLK</sub> and S<sub>CLK</sub> schmitt trigger input pins.

## 7.5 Analog Characteristics (measures from analog input to ADC output)

PARAMETER	SYM.	MIN.	TYP	MAX.	UNITS	TEST CONDITIONS
<b>Analog to Digital Converter</b>						
Maximum Conversion Rate	SPS	3			MHz	
Resolution				12	Bits	
Integral Nonlinearity	INL			+/- 4	LSB	
Differential Nonlinearity	DNL			+/- 1	LSB	
Gain Error	AD <sub>GERR</sub>			2.7%	FSR	Note 1
Offset Error	AD <sub>OFERR</sub>			2.7%	FSR	Note 1
<b>PGA &amp; Offset DAC</b>						
PGA Gain Range	G	1		6.25	V/V	
PGA Gain Resolution	G <sub>RES</sub>		64		steps	Note 2
Offset Range	OFS	-200		200	mV	V <sub>AVDD</sub> = 5.0V
Offset Resolution	OFS <sub>RES</sub>		256		steps	Note 2
<b>Bandgap Reference</b>						
Voltage Reference Tolerance (V <sub>REF</sub> = 1.5V or 0.75V)	V <sub>REF</sub>		+/- 1.5%	+/- 2.0%		V <sub>AVDD</sub> = 5.0V
<b>Analog Input and Output</b>						
Linear Region of Analog Input	V <sub>in</sub>	0		3	V	
Input Capacitance	C <sub>in</sub>		10		pF	
Input Leakage Current	I <sub>BIAS</sub>			0.01	μA	
Total Output Noise at PGA			4		LSB	

# Preliminary W6662CF



## 7.5 Analog Characteristics (measures from analog input to ADC output), continued

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Signal to Noise Ratio from analog I/P to ADC O/P	SNR		57		dB	Note 3

: Typical figure are at  $V_{DD} = 5V$  and temperature =  $25^{\circ}C$  and are for design aid only, not guaranteed and not subject to production testing.

Notes:

- 1: 3V input span configured, PGA gain = 1, offset = 0 and measures from analog input to ADC output.
- 2: All steps of PGA gain and offset are monotonic.
- 3: 3V input span configured and analog 3V signal range.

### 7.5.1 Analog Characteristics (measures from ADC input to ADC output)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
<b>Analog to Digital Converter</b>						
Maximum Conversion Rate	SPS	3			MHz	
Resolution				12	Bits	
Integral Nonlinearity	INL		+/- 1.5		LSB	Note
Differential Nonlinearity	DNL		+/- 1		LSB	Note

Note: This is measured on the engineer sample and do not subject to production testing.

## 7.6 Timing Characteristics

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	NOTES
<b>Clock Input Requirement</b>						
Conversion Rate	$t_{CVR}$	332			nS	
ADCCLK High pulse width	$t_{ADCH}$	166			nS	
ADCCLK Low pulse width	$t_{ADCL}$	166			nS	
Clamp pulse width	$t_{CLP}$	40			nS	
Sample data pulse width	$t_{SPD}$	40			nS	
Clamp to Sample	$t_{C2S}$	20			nS	
Sample data to ADC Convert	$t_{S2AD}$	80			nS	
ADC Convert to Clamp	$t_{S2C}$	$t_{S2AD}+20$			nS	
Analog signal Capture Delay of CDS clocks	$t_{ACD}$	10			nS	

# Preliminary W6662CF



## 7.6 Timing Characteristics, continued

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	NOTES
<b>Data Output</b>						
Digital Output Delay	$t_{DOD}$			40	nS	
Output Enable to Data Delay	$t_{OED}$			20	nS	
Output Disable to Data tri-state	$t_{ODZ}$			20	nS	
Digital Output Latency				3	ADCCLKcycles	
<b>Serial Interface</b>						
Maximum SCLK Frequency	$f_{SCLK}$			24	MHz	
SEN to SCLK set-up time	$t_{SES}$	10			nS	
SCLK to SEN hold time	$t_{SEH}$	10			nS	
SDI input to SCLK set-up time	$t_{SIS}$	15			nS	
SCLK to SDI input hold time	$t_{SIH}$	10			nS	
SCLK falling to SDO output enable time	$t_{SOE}$			10	nS	
SDO output delay time	$t_{SOD}$			15	nS	
SEN to SDO output tri-state delay time	$t_{SOZ}$			10	nS	









Fig. 7-1 Timing of CDS Mode.







8. APPLICATION CIRCUITS

8.1 System Application

Figure 8-1 is the application block diagram of scanner, the photo sensor may be CCD device or CIS device with single channel or three-channel analog output. The ASIC is used to generate the request signal of photo sensor, W6662, motor control and other mechanical/electric interface. The memory buffer is used to temporary store the image data and the data will be transferred to the host through EPP port or other interface as SCSI. If micro controller is included, some control sequence, photo sensor calibration or image data procession can be completed without the aid of the host.




Fig. 8-1 System Application.



## 8.2. Decoupling Circuit

Figure 8-2 shows the decoupling capacitor request on the W6662 system board to reduce noise and distortion, 0.1  $\mu\text{F}$  capacitor must as near to the pin as possible. The analog power source and digital power source (DRVDD) had better regulated by different regulator, the analog ground and digital ground (DRVSS) must separated and must connected only at one point near the power supplier. All the analog power pins must connected as short as possible and all the analog ground pins must connected as short as possible on the PC board. Termination resistor must added near the W6662 chip on the CDSCK1, CDSCK2 and ADCCLK input pin.




Fig. 8-2 Decoupling Capacitor Circuit of W6662 Device.



# Preliminary W6662CF



## Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5792646  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-27197006

## Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-27190505  
FAX: 886-2-27197502

## Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

## Winbond Electronics North America Corp.

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.

2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 408-9436666  
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.

Publication Release Date: December 1998  
Revision A1