

August 1997

### Features

- 13 Ranges - ICL7139
  - 4 DC Voltage 400mV, 4V, 40V, 400V
  - 1 AC Voltage 400V
  - 4 DC Current 4mA, 40mA, 400mA, 4A
  - 4 Resistance 4kΩ, 40kΩ, 400kΩ, 4MΩ
- 18 Ranges - ICL7149
  - 4 DC Voltage 400mV, 4V, 40V, 400V
  - 2 AC Voltage with Optional AC Circuit
  - 4 DC Current 4mA, 40mA, 400mA, 4A
  - 4 AC Current with Optional AC Circuit
  - 4 Resistance 4kΩ, 40kΩ, 400kΩ, 4MΩ
- Autoranging - First Reading is Always on Correct Range
- On-Chip Duplex LCD Display Drive Including Three Decimal Points and 11 Annunciators
- No Additional Active Components Required
- Low Power Dissipation - Less than 20mW - 1000 Hour Typical Battery Life
- Display Hold Input
- Continuity Output Drives Piezoelectric Beeper
- Low Battery Annunciator with On-Chip Detection
- Guaranteed Zero Reading for 0V Input on All Ranges

### Description


The Intersil ICL7139 and ICL7149 are high performance, low power, auto-ranging digital multimeter ICs. Unlike other autoranging multimeter ICs, the ICL7139 and ICL7149 always display the result of a conversion on the correct range. There is no "range hunting" noticeable in the display. The unit will autorange between the four different ranges. A manual switch is used to select the 2 high group ranges. DC current ranges are 4mA and 40mA in the low current group, and 400mA and 4A in the high current group. Resistance measurements are made on 4 ranges, which are divided into two groups. The low resistance ranges are 4/40kΩ. The high resistance ranges are 0.4/4MΩ. Resolution on the lowest range is 1Ω.

### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
ICL7139CPL	0 to 70	40 Ld PDIP	E40.6
ICL7149CPL	0 to 70	40 Ld PDIP	E40.6
ICL7149CM44	0 to 70	44 Ld MQFP	Q44.10x10

### Pinouts


ICL7139, ICL7149 (PDIP)  
TOP VIEW



ICL7149 (MQFP)  
TOP VIEW



**Functional Block Diagram**



# ICL7139, ICL7149

## Absolute Maximum Ratings

Supply Voltage (V+ to V-) . . . . . 15V  
 Reference Input Voltage (V<sub>REF</sub> to COM) . . . . . 3V  
 Analog Input Current (IN + Current or IN + Voltage) . . . . . 100μA  
 Clock Input Swing . . . . . V+ to V+ -3

## Operating Conditions

Temperature Range . . . . . 0°C to 70°C

## Thermal Information

Thermal Resistance (Typical, Note 1)  $\theta_{JA}$  (°C/W)  
 PDIP Package . . . . . 50  
 MQFP Package . . . . . 80  
 Maximum Junction Temperature . . . . . 150°C  
 Maximum Storage Temperature Range . . . . . -65°C to 150°C  
 Maximum Lead Temperature (Soldering 10s) . . . . . 300°C  
 (MQFP - Lead Tips Only)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications $V_+ = 9V, T_A = 25^\circ C, V_{REF}$ adjusted for -3.700 reading on DC volts, test circuit as shown in Figure 3. Crystal = 120kHz. (See Figure 14)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Zero Input Reading	$V_{IN}$ or $I_{IN}$ or $R_{IN} = 0.00$	-00.0	-	+00.0	V, I, $\Omega$
Linearity (Best Straight Line) (Note 6)	(Notes 1 and 8)	-1	-	+1	Counts
Accuracy DC V, 400V Range Only	(Notes 1 and 8)	-	-	$\pm 1$	% of RDG $\pm 1$
Accuracy DC V, 400V Range Excluded	(Notes 1 and 8)	-	-	$\pm 0.30$	% of RDG $\pm 1$
Accuracy $\Omega$ , 4K and 400K Range	(Notes 1 and 8)	-	-	$\pm 0.75$	% of RDG $\pm 8$
Accuracy $\Omega$ , 4K and 4M Range	(Notes 1 and 8)	-	-	$\pm 1$	% of RDG $\pm 9$
Accuracy DC I, Unadjusted for Full Scale	(Notes 1 and 8)	-	-	$\pm 0.75$	% of RDG $\pm 1$
Accuracy DC I, Adjusted for Full Scale	(Notes 1 and 8)	-	$\pm 0.2$	-	% of RDG $\pm 1$
Accuracy AC V	At 60Hz (Notes 5, 7, and 8)	-	$\pm 2$	-	% of RDG
Open Circuit Voltage for $\Omega$ Measurements	$R_{UNKNOWN} = \text{Infinity}$	-	$V_{REF}$	-	V
Noise	$V_{IN} = 0$ , DC V (Note 2, 95% of Time)	-	0.1	-	LSB
Noise	$V_{IN} = 0$ , AC V (Note 2, 95% of Time)	-	4	-	LSB
Supply Current	$V_{IN} = 0$ , DC Voltage Range	-	1.5	2.4	mA
Analog Common (with Respect to V+)	$I_{COMMON} < 10\mu A$	2.7	2.9	3.1	V
Temperature Coefficient of Analog Common	$I_{COMMON} < 10\mu A$ , Temp. = 0°C To 70°C	-	-100	-	ppm/°C
Output Impedance of Analog Common	$I_{COMMON} < 10\mu A$	-	1	10	$\Omega$
Backplane/Segment Drive Voltage	Average DC < 50mV	2.8	3.0	3.2	V
Backplane/Segment Display Frequency		-	75	-	Hz
Switch Input Current	$V_{IN} = V_+$ to $V_-$ (Note 3)	-50	-	+50	$\mu A$
Switch Input Levels (High Trip Point)		$V_+ - 0.5$	-	$V_+$	V
Switch Input Levels (Mid Trip Point)		$V_- + 3$	-	$V_+ - 2.5$	V
Switch Input Levels (Low Trip Point)		$V_-$	-	$V_- + 0.5$	V
Beeper Output Drive (Rise or Fall Time)	$C_{LOAD} = 10nF$	-	25	100	$\mu s$
Beeper Output Frequency		-	2	-	kHz
Continuity Detect	Range = Low $\Omega$ , $V_{REF} = 1.00V$	-	1.5	-	k $\Omega$
Power Supply Functional Operation	$V_+$ to $V_-$	7	9	11	V
Low Battery Detect	$V_+$ to $V_-$ (Note 4)	6.5	7	7.5	V

### NOTES:

1. Accuracy is defined as the worst case deviation from ideal input value including: offset, linearity, and rollover error.
2. Noise is defined as the width of the uncertainty window (where the display will flicker) between two adjacent codes.
3. Applies to pins 17-20.
4. Analog Common falls out of regulation when the Low Battery Detect is asserted, however the ICL7139 and ICL7149 will continue to operate correctly with a supply voltage above 7V and below 11V.
5. For 50Hz use a 100kHz crystal.
6. Guaranteed by design, not tested.
7. ICL7139 only.
8. RDG = Reading.

**Timing Waveform**




FIGURE 1. LINE FREQUENCY CYCLES (1 CYCLE = 1000 INTERNAL CLOCK PULSES = 2000 OSCILLATION CYCLES)

**Pin Descriptions**

I/O	PIN NUMBER	DESCRIPTION
O	1	Segment Driver POL/AC
O	2	Backplane 2
O	3	Backplane 1
I	4	V+
I	5	V-
I	6	Reference Input
O	7	Lo $\Omega$
O	8	Hi $\Omega$
I/O	9	Deintegrate
I/O	10	Analog Common
I	11	Int I
I	12	Int V/ $\Omega$
I	13	Triple Point
I	14	Auto Zero Capacitor (C <sub>AZ</sub> )
I	15	Integrate Capacitor (C <sub>INT</sub> )
O	16	Beeper Output
I	17	mA/ $\mu$ A
I	18	$\Omega$ /V/A
I	19	Hi $\Omega$ DC/Lo $\Omega$ AC

I/O	PIN NUMBER	DESCRIPTION
I	20	Hold
O	21	Oscillator Out
I	22	Oscillator In
O	23	Segment DRIVER k/m
O	24	Segment Driver $\Omega$ /A
O	25	Segment Driver M $\Omega$ / $\mu$ A
O	26	Segment Driver Lo Bat/V
O	27	Segment Driver B <sub>0</sub> /C <sub>0</sub>
O	28	Segment Driver A <sub>0</sub> /D <sub>0</sub>
O	29	Segment Driver G <sub>0</sub> /E <sub>0</sub>
O	32	Segment Driver A <sub>1</sub> /D <sub>1</sub>
O	33	Segment Driver G <sub>1</sub> /E <sub>1</sub>
O	34	Segment Driver F <sub>1</sub> /DP <sub>1</sub>
O	35	Segment Driver B <sub>2</sub> /C <sub>1</sub>
O	39	Segment Driver B <sub>3</sub> /C <sub>3</sub>
O	40	Segment Driver ADG <sub>3</sub> /E <sub>3</sub>

NOTE: For segment drivers, segments are listed as (segment for backplane 1)/(segment for backplane 2). Example: pin 27; segment B<sub>0</sub> is on backplane 1, segment C<sub>0</sub> is on backplane 2.

**Detailed Description**

**General**

The Functional Block Diagram shows the digital section which includes all control logic, counters, and display drivers. The digital section is powered by V+ and Digital Common, which is about 3V below V+. The oscillator is also in the digital section. Normally 120kHz for rejection of 60Hz AC interference and 100kHz for rejection of 50Hz AC should be used. The oscillator output is divided by two to generate the internal master clock. The analog section contains the integrator, comparator, reference section, analog buffers, and several analog switches which are controlled by the digital logic. The analog section is powered from V+ and V-.




FIGURE 2. DISPLAY SEGMENT NOMENCLATURE

**DC Voltage Measurement**

**Autozero**

Only those portions of the analog section which are used during DC voltage measurements are shown in Figure 3. As shown in the timing diagram (Figure 1), each measurement starts with an autozero (AZ) phase. During this phase, the integrator and comparator are configured as unity gain buffers and their non-inverting inputs are connected to Common. The output of the integrator, which is equal to its offset, is stored on C<sub>AZ</sub> - the autozero capacitor. Similarly, the offset of the comparator is stored in C<sub>INT</sub>. The autozero cycle equals 1000 clock cycles which is one 60Hz line cycle with a 120kHz oscillator, or one 50Hz line cycle with a 100kHz oscillator.

**Range 1 Integrate**

The ICL7139 and ICL7149 perform a full autorange search for each reading, beginning with range 1. During the range 1 integrate period, internal switches connect the INT V/Ω terminal to the Triple Point (Pin 13). The input signal is integrated for 10 clock cycles, which are gated out over a period of 1000 clock cycles to ensure good normal mode rejection of AC line interference.




FIGURE 3. DETAILED CIRCUIT DIAGRAM FOR DC VOLTAGE MEASUREMENT

**Range 1 Deintegrate**

At the beginning of the deintegrate cycle, the polarity of the voltage on the integrator capacitor ( $C_{INT}$ ) is checked, and either the DEINT+ or DEINT- is asserted. The integrator capacitor  $C_{INT}$  is then discharged with a current equal to  $V_{REF}/R_{DEINT}$ . The comparator monitors the voltage on  $C_{INT}$ . When the voltage on  $C_{INT}$  is reduced to zero (actually to the  $V_{OS}$  of the comparator), the comparator output switches, and the current count is latched. If the  $C_{INT}$  voltage zero-crossing does not occur before 4000 counts have elapsed, the overload flag is set. "OL" (overload) is then displayed on the LCD. If the latched result is between 360 and 3999, the count is transferred to the output latches and is displayed. When the count is less than 360, an underrange has occurred, and the ICL7139 and ICL7149 then switch to range 2 - the 40V scale.

**Range 2**

The range 2 measurement begins with an autozero cycle similar to the one that preceded range 1 integration. Range 2 cycle length however, is one AC line cycle, minus 360 clock cycles. When performing the range 2 cycle, the signal is integrated for 100 clock cycles, distributed throughout one line cycle. This is done to maintain good normal mode rejection. Range 2 sensitivity is ten times greater than range 1 (100 vs 10 clock cycle integration) and the full scale voltage of range 2 is 40V. The range 2 deintegrate cycle is identical to the range 1 deintegrate cycle, with the result being displayed only for readings greater than 360 counts. If the reading is below 360 counts, the ICL7139 and ICL7149 again asserts the internal underrange signal and proceeds to range 3.

**Range 3**

The range 3V or 4V full scale measurement is identical to the range 2 measurement, except that the input signal is integrated during the full 1000 clock cycles (one line frequency cycle). The result is displayed if the reading is greater than 360 counts. Underrange is asserted, and a range 4 measurement is performed if the result is below 360 counts.

**Range 4**

This measurement is similar to the range 1, 2 and 3 measurements, except that the integration period is 10,000 clock cycles (10 line cycles) long. The result of this measurement is transferred to the output latches and displayed even if the reading is less than 360.

**Autozero**

After finding the first range for which the reading is above 360 counts, the display is updated and an autozero cycle is entered. The length of the autozero cycle is variable which results in a fixed measurement period of 24,000 clock cycles (24 line cycles).

**DC Current**

Figure 4 shows a simplified block diagram of the analog section of the ICL7139 and ICL7149 during DC current measurement. The DC current measurements are very similar to DC voltage measurements except: 1) The input voltage is developed by passing the input current through a  $0.1\Omega$  (HI current ranges), or  $9.9\Omega$  (LOW current ranges)




FIGURE 4. DETAILED CIRCUIT DIAGRAM FOR DC CURRENT MEASUREMENT

## ICL7139, ICL7149

current sensing resistor; 2) Only those ranges with 1000 and 10,000 clock cycles of integration are used; 3) The  $R_{INT I}$  resistor is  $1M\Omega$ , rather than the  $10M\Omega$  value used for the  $R_{INT V}$  resistor.

By using the lower value integration resistor, and only the 2 most sensitive ranges, the voltage drop across the current sensing resistor is 40mV maximum on the 4mA and 400mA ranges; 400mV maximum on the 40mA and 4A scales. With some increase in noise, these "burden" voltages can be reduced by lowering the value of both the current sense resistors and the  $R_{INT I}$  resistor proportionally. The DC current measurement timing diagram is similar to the DC voltage measurement timing diagram, except in the DC current timing diagram, the first and second integrate and deintegrate phases are skipped.

### AC Voltage Measurement for ICL7139

As shown in Figure 5, the AC input voltage is applied directly to the ICL7139 input resistor. No separate AC to DC conversion circuitry is needed. The AC measurement cycle is begun by disconnecting the integrator capacitor and using the integrator as an autozeroed comparator to detect the

positive-going zero crossing. Once synchronized to the AC input, the autozero loop is closed and a normal integrate/deintegrate cycle begins. The ICL7139 resynchronizes itself to the AC input prior to every reading. Because diode D4 is in series with the integrator capacitor, only positive current from the integrator flows into the integrator capacitor,  $C_{INT}$ . Since the voltage on  $C_{INT}$  is proportional to the half-wave rectified average AC input voltage, a conversion factor must be applied to convert the reading to RMS. This conversion factor is  $\pi/2\sqrt{2} = 1.1107$ , and the system clock is manipulated to perform the RMS conversion. As a result the deintegrate and autozero cycle times are reduced by 10%.

### AC Voltage Measurement for ICL7149

The ICL7149 is designed to be used with an optional AC to DC voltage converter circuit. It will autorange through two voltage ranges (400V and 40V), and the AC annunciator is enabled. A typical averaging AC to DC converter is shown in Figure 6, while an RMS to DC converter is shown in Figure 7. AC current can also be measured with some simple modifications to either of the two circuits in Figures 6 and 7.




FIGURE 5. DETAILED CIRCUIT DIAGRAM FOR AC VOLTAGE MEASUREMENT FOR ICL7139 ONLY

# ICL7139, ICL7149




FIGURE 6. AC VOLTAGE MEASUREMENT USING OPTIONAL AVERAGING CIRCUIT




FIGURE 7. AC VOLTAGE MEASUREMENT USING OPTIONAL RMS CONVERTER CIRCUIT






FIGURE 8. DETAILED CIRCUIT DIAGRAM FOR RATIOMETRIC Ω MEASUREMENT

**Ratiometric Ω Measurement**

The ratiometric Ω measurement is performed by first integrating the voltage across an unknown resistor,  $R_X$ , then effectively deintegrating the voltage across a known resistor ( $R_{KNOWN1}$  or  $R_{KNOWN2}$  of Figure 8). The shunting effect of  $R_{INTV}$  does not affect the reading because it cancels exactly between integration and deintegration. Like the current measurements, the Ω measurements are split into two sets of ranges. LO Ω measurements use a 10kΩ reference resistor, and the full scale ranges are 4kΩ and 40kΩ. HI Ω measurements use a 1MΩ reference resistor, and the full scale ranges are 0.4MΩ and 4MΩ. The measurement phases and timing are the same as the measurement phases and timing for DC current except: 1) During the integrate phases the input voltage is the voltage across the unknown resistor  $R_X$ , and; 2) During the deintegrate phases, the input voltage is the voltage across the reference resistor  $R_{KNOWN1}$  or  $R_{KNOWN2}$ .

**Continuity Indication**

When the ICL7139 and ICL7149 are in the LO Ω measurement mode, the continuity circuit of Figure 9 will be active. When the voltage across  $R_X$  is less than approximately 100mV, the beeper output will be on. When  $R_{KNOWN}$  is 10kΩ, the beeper output will be on when  $R_X$  is less than 1kΩ.




FIGURE 9. CONTINUITY BEEPER DRIVE CIRCUIT

**Common Voltage**

The analog and digital common voltages of the ICL7139 and ICL7149 are generated by an on-chip resistor/zener/diode combination, shown in Figure 10. The resistor values are chosen so the coefficient of the diode voltage cancels the positive temperature coefficient of the zener voltage. This voltage is then buffered to provide the analog common and the digital common voltages. The nominal voltage between  $V+$  and analog common is 3V. The analog common buffer can sink about 20mA, or source 0.01mA, with an output impedance of 10Ω. A pullup resistor to  $V+$  may be used if more sourcing capability is desired. Analog common may be used to generate the reference voltage, if desired.




FIGURE 10. ANALOG AND DIGITAL COMMON VOLTAGE GENERATOR CIRCUIT

**Oscillator**

The ICL7139 and ICL7149 use a parallel resonant-type crystal in a Pierce oscillator configuration, as shown in Figure 11, and requires no other external components. The crystal eliminates the need to trim the oscillator frequency. An external signal may be capacitively coupled in OSC IN, with a signal level between 0.5V and 3V<sub>p-p</sub>. Because the

OSC OUT pin is not designed to drive large external loads, loading on this pin should not exceed a single CMOS input. The oscillator frequency is internally divided by two to generate the ICL7139 and ICL7149 clock. The frequency should be 120kHz to reject 60Hz AC signals, and 100kHz to reject 50Hz signals.




FIGURE 11. INTERNAL OSCILLATOR CIRCUIT DIAGRAM

**Display Drivers**

Figure 12 shows typical LCD Drive waveforms, RMS ON, and RMS OFF voltage calculations. Duplex multiplexing is used to minimize the number of connections between the ICL7139 and ICL7149 and the LCD. The LCD has two separate backplanes. Each drive line can drive two individual segments, one referenced to each backplane. The ICL7139 and ICL7149 drive 3<sup>3</sup>/<sub>4</sub> 7-segment digits, 3 decimal points, and 11 annunciators. Annunciators are used to indicate polarity, low battery condition, and the range in use. Peak drive voltage across the display is approximately 3V. An LCD with approximately 1.4V<sub>RMS</sub> threshold voltage should be used. The third voltage level needed for duplex drive waveforms is generated through an on-chip resistor string. The DC component of the drive waveforms is guaranteed to be less than 50mV.




FIGURE 12. DUPLEXED LCD DRIVE WAVEFORMS

**Ternary Input**

The Ω/Volts/Amps logic input is a ternary, or 3-level input. This input is internally tied to the common voltage through a high-value resistor, and will go to the middle, or “Volts” state, when not externally connected. When connected to V<sub>-</sub>, approximately 5μA of current flows out of the input. In this case, the logic level is the “Amps”, or low state. When connected to V<sub>+</sub>, about 5μA of current flows into the input. Here, the logic level is the “Ω”, or high state. For other pins, see Table 2.

TABLE 2. TERNARY INPUTS CONNECTIONS

PIN NUMBER	V+	OPEN OR COM	V-
17	mA	μA	Test
18	Ω	V	Amps
19	HiΩ/DC	LoΩ/AC	Test
20	Hold	Auto	Test

**Component Selection**

For optimum performance while maintaining the low-cost advantages of the ICL7139 and ICL7149, care must be taken when selecting external components. This section reviews specifications and performance effects of various external components.

### Integrator Capacitor, $C_{INT}$

As with all dual-slope integrating convertors, the integration capacitor must have low dielectric absorption to reduce linearity errors. Polypropylene capacitors add undetectable errors at a reasonable cost, while polystyrene and polycarbonate may be used in less critical applications. The ICL7139 and ICL7149 are designed to use a 3.3nF (0.0033 $\mu$ F)  $C_{INT}$  with an oscillator frequency of 120kHz and an  $R_{INTV}$  of 10M $\Omega$ . With a 100kHz oscillator frequency (for 50Hz line frequency rejection),  $C_{INT}$  and  $R_{INTV}$  affects the voltage swing of the integrator. Voltage swing should be as high as possible without saturating the integrator. Saturation occurs when the integrator output is within 1V of either V+ or V-. Integrator voltage swing should be about  $\pm 2V$  when using standard component values. For different  $R_{INTV}$  and oscillator frequencies the value of  $C_{INT}$  can be calculated from:

$$C_{INT} = \frac{(\text{Integrate Time}) \times (\text{Integrate Current})}{(\text{Desired Integrator Swing})}$$

$$= \frac{(10,000 \times 2 \times \text{Oscillator Period}) \times 0.4V/R_{INTV}}{(2V)}$$

### Integrator Resistors

The normal values of the  $R_{INTV}$  and  $R_{INTI}$  resistors are 10M $\Omega$  and 1M $\Omega$  respectively. Though their absolute values are not critical, unless the value of the current sensing resistors are trimmed, their ratio should be 10:1, within 0.05%. Some carbon composition resistors have a large voltage coefficient which will cause linearity errors on the 400V scale. Also, some carbon composition resistors are very noisy. The class "A" output of the integrator begins to have nonlinearities if required to sink more than 70 $\mu$ A (the sourcing limit is much higher). Because  $R_{INTV}$  drives a virtual ground point, the input impedance of the meter is equal to  $R_{INTV}$ .

### Deintegration Resistor, $R_{DEINT}$

Unlike most dual-slope A/D converters, the ICL7139 and ICL7149 use different resistors for integration and deintegration.  $R_{DEINT}$  should normally be the same value as  $R_{INTV}$ , and have the same temperature coefficient. Slight errors in matching may be corrected by trimming the reference voltage.

### Autozero Capacitor, $C_{AZ}$

The  $C_{AZ}$  is charged to the integrator's offset voltage during the autozero phases, and subtracts that voltage from the input signal during the integrate phases. The integrator thus appears to have zero offset voltage. Minimum  $C_{AZ}$  value is determined by: 1) Circuit leakages; 2)  $C_{AZ}$  self-discharge; 3) Charge injection from the internal autozero switches. To avoid errors, the  $C_{AZ}$  voltage change should be less than 1/10 of a count during the 10,000 count clock cycle integration period for the 400mV range. These requirements set a lower limit of 0.047 $\mu$ F for  $C_{AZ}$  but 0.1 $\mu$ F is the preferred value. The upper limit on the value of  $C_{AZ}$  is set by the time constant of the autozero loop, and the 1 line cycle time period allotted to autozero.  $C_{AZ}$  may be several 10s of  $\mu$ F before approaching this limit.

The ideal  $C_{AZ}$  is a low leakage polypropylene or Teflon capacitor. Other film capacitors such as polyester, polystyrene, and polycarbonate introduce negligible errors. If a few seconds of settling time upon power-up is acceptable, the  $C_{AZ}$  may be a ceramic capacitor, provided it does not have excessive leakage.

### Ohm Measurement Resistors

Because the ICL7139 and ICL7149 use a ratiometric ohm measurement technique, the accuracy of ohm reading is primarily determined by the absolute accuracy of the  $R_{KNOWN1}$  and  $R_{KNOWN2}$ . These should normally be 10k $\Omega$  and 1M $\Omega$ , with an absolute accuracy of at least 0.5%.

### Current Sensing Resistors

The 0.1 $\Omega$  and 9.9 $\Omega$  current sensing resistors convert the measured current to a voltage, which is then measured using  $R_{INTI}$ . The two resistors must be closely matched, and the ratio between  $R_{INTI}$  and these two resistors must be accurate - normally 0.5%. The 0.1 $\Omega$  resistor must be capable of handling the full scale current of 4A, which requires it to dissipate 1.6W.

### Continuity Beeper

The Continuity Beeper output is designed to drive a piezoelectric transducer at 2kHz (using a 120kHz crystal), with a voltage output swing of V+ to V-. The beeper output off state is at the V+ rail. When crystals with different frequencies are used, the frequency needed to drive the transducer can be calculated by dividing the crystal frequency by 60.

### Display

The ICL7139 and ICL7149 use a custom, duplexed drive display with range, polarity, and low battery annunciators. With a 3V peak display voltage, the RMS ON voltage will be 2.37V minimum; RMS OFF voltage will be 1.06V maximum. Because the display voltage is not adjustable, the display should have a 10% ON threshold of about 1.4V. Most display manufacturers supply a graph that shows contrast versus RMS drive voltage. This graph can be used to determine what the contrast ratio will be when driven by the ICL7139 and ICL7149. Most display thresholds decrease with increasing temperature. The threshold at the maximum operating temperature should be checked to ensure that the "off" segments will not be turned "on" at high temperatures.

### Crystal

The ICL7139 and ICL7149 are designed to use a parallel resonant 120kHz or 100kHz crystal with no additional external components. The  $R_S$  parameter should be less than 25k $\Omega$  to ensure oscillation. Initial frequency tolerance of the crystal can be a relatively loose 0.05%.

### Switches

Because the logic input draws only about 5 $\mu$ A, switches driving these inputs should be rated for low current, or "dry" operations. The switches on the external inputs must be able to reliably switch low currents, and be able to handle voltages in excess of 400V<sub>AC</sub>.



**Printed Circuit Board Layout Considerations**

Particular attention must be paid to rollover performance, leakages, and guarding when designing the PCB for a ICL7139 and ICL7149 based multimeter.




FIGURE 15. PC BOARD LAYOUT

**Rollover Performance, Leakages, and Guarding**

Because the ICL7139 and ICL7149 system measures very low currents, it is essential that the PCB have low leakage. Boards should be properly cleaned after soldering. Areas of particular importance are: 1) The INT V/ $\Omega$  and INT I Pins; 2) The Triple Point; 3) The R<sub>DEINT</sub> and the C<sub>AZ</sub> pins.

The conversion scheme used by the ICL7139 and ICL7149 changes the common mode voltage on the integrator and the capacitors C<sub>AZ</sub> and C<sub>INT</sub> during a positive deintegrate cycle. Stray capacitance to ground is charged when this occurs, removing some of the charge on C<sub>INT</sub> and causing rollover error. Rollover error increases about 1 count for each picofarad of capacitance between C<sub>AZ</sub> or the Triple Point and ground, and is seen as a zero offset for positive voltages. Rollover error is not seen as gain error.

The rollover error causes the width of the +0 count to be larger than normal. The ICL7139 and ICL7149 will thus read zero until several hundred microvolts are applied in the positive direction. The ICL7139 and ICL7149 will read -1 when approximately -100 $\mu$ V is applied.

The rollover error can be minimized by guarding the Triple Point and C<sub>AZ</sub> nodes with a trace connected to the C<sub>INT</sub> pin, (see Figure 15) which is driven by the output of the integrator. Guarding these nodes with the output of the integrator reduces the stray capacitance to ground, which minimizes the charge error on C<sub>INT</sub> and C<sub>AZ</sub>. If possible, the guarding should be used on both sides of the PC board.

**Stray Pickup**

While the ICL7139 and ICL7149 have excellent rejection of line frequency noise and pickup in the DC ranges, any stray coupling will affect the AC reading. Generally, the analog circuitry should be as close as possible to the ICL7139 and ICL7149. The analog circuitry should be removed or shielded from any 120V AC power inputs, and any AC sources such as LCD drive waveforms. Keeping the analog circuit section close to the ICL7139 and ICL7149 will also help keep the area free of any loops, thus reducing magnetically coupled interference coming from power transformers, or other sources.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>