



Expandable 65,536 x 4  
Static R/W RAM

Features

- High speed  
— 12 ns t<sub>AA</sub>
- Easy memory expansion with:  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$  (7B154 only),  $\overline{CE}_4$ ,  $\overline{CE}_5$  (7B153 only), and  $\overline{OE}$
- BiCMOS for optimum speed/power
- Low active power  
— 743 mW
- Low standby power  
— 275 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description

The CY7B153 and CY7B154 are high-performance BiCMOS static RAMs organized as 65,536 words by 4 bits. Easy memory expansion is provided by an active LOW output enable ( $\overline{OE}$ ) and four chip enables for each part:  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$  (CY7B154 only),  $\overline{CE}_4$ , and  $\overline{CE}_5$  (CY7B153 only). The active HIGH and active LOW chip enables provide on-chip address decoding, eliminating the need for external decoder logic. Both devices have an automatic power-down feature, reducing the power consumption by more than 70% when deselected.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}_{1,2,3}$  and  $\overline{WE}$  inputs are both LOW and  $\overline{CE}_{4,5}$  are HIGH, data on the four data input/output pins (I/O<sub>0</sub>


through I/O<sub>3</sub>) is written into the memory location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading the device is accomplished by taking chip enable ( $\overline{CE}_{1,2,3}$ ) and output enable ( $\overline{OE}$ ) LOW, while write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}_{4,5}$ ) are HIGH. Under these conditions, the contents of the locations specified on the address pins is present on the four data input/output pins.



The four input/output pins are in a high-impedance state when the device is deselected (any of:  $\overline{CE}_{1,2,3}$  HIGH or  $\overline{CE}_{4,5}$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{WE}$  and  $\overline{CE}_{1,2,3}$  LOW and  $\overline{CE}_{4,5}$  HIGH).

The CY7B153 and CY7B154 are available in leadless chip carriers and space-saving 300-mil-wide DIPs and SOJs.


Logic Block Diagram




Pin Configurations



LCC Top View



LCC Top View



B153-1

B153-4

B153-5

**Selection Guide**

		7B153-12 7B154-12	7B153-15 7B154-15	7B153-20 7B154-20
Maximum Access Time (ns)		12	15	20
Maximum Operating Current (mA)	Commercial	135	135	135
	Military		145	145
Maximum Standby Current (mA)	Commercial	50	50	50
	Military		60	60

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... - 65°C to + 150°C  
 Ambient Temperature with Power Applied ..... - 55°C to + 125°C  
 Supply Voltage on V<sub>CC</sub> Relative to GND<sup>[1]</sup> . . - 0.5V to + 7.0V  
 DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... - 0.5V to + 7.0V  
 DC Input Voltage<sup>[1]</sup> ..... - 0.5V to + 7.0V  
 Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... > 2001V (per MIL-STD-883, Method 3015)

Latch-Up Current ..... > 200 mA

**Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military	- 55°C to + 125°C	5V ± 10%

**Electrical Characteristics<sup>[3]</sup> Over the Operating Range**

Parameters	Description	Test Conditions	7B153-12 7B154-12		7B153-15, 20 7B154-15, 20		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	+10	-10	+10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/τ <sub>RC</sub>	Com'l	135		135	mA
			Mil			145	
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. V <sub>CC</sub> , CE <sub>1,2,3</sub> ≥ V <sub>IH</sub> , CE <sub>4,5</sub> ≤ V <sub>IL</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l	50		50	mA
			Mil			60	
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. V <sub>CC</sub> , CE <sub>1,2,3</sub> ≥ V <sub>CC</sub> - 0.3V, CE <sub>4,5</sub> ≤ 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0	Com'l	30		30	mA
			Mil			40	


**Capacitance<sup>[5]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Notes:**

- V<sub>IL</sub> (min.) = - 2.0V for pulse durations of less than 20 ns.
- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.


AC Test Loads and Waveforms



(a)



(b)



Equivalent to: THÉVENIN EQUIVALENT  
167Ω  
OUTPUT ——— 1.73V

B153-6

B153-7

Switching Characteristics<sup>[3,6]</sup> Over the Operating Range


Parameters	Description	7B153-12 7B154-12		7B153-15 7B154-15		7B153-20 7B153-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns
t <sub>OH</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	$\overline{CE}_{1,2,3}$ LOW and CE <sub>4,5</sub> HIGH to Data Valid		12		15		20	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		7		10		12	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[7]</sup>	2		2		2		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[7,8]</sup>		7		8		10	ns
t <sub>LZCE</sub>	$\overline{CE}_{1,2,3}$ LOW and CE <sub>4,5</sub> HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	$\overline{CE}_{1,2,3}$ HIGH or CE <sub>4,5</sub> LOW to High Z <sup>[7,8]</sup>		7		8		10	ns
t <sub>PU</sub>	$\overline{CE}_{1,2,3}$ LOW and CE <sub>4,5</sub> HIGH to Power-Up		0		0		0	ns
t <sub>PD</sub>	$\overline{CE}_{1,2,3}$ HIGH or CE <sub>4,5</sub> LOW to Power-Down		12		15		20	ns
<b>WRITE CYCLE<sup>[9,10]</sup></b>								
t <sub>WC</sub>	Write Cycle Time	12		15		20		ns
t <sub>SCE</sub>	$\overline{CE}_{1,2,3}$ LOW and CE <sub>4,5</sub> HIGH to Write End	9		10		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	9		10		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	9		10		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[7]</sup>	2		2		2		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[7,8]</sup>		7		7		10	ns

Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 20-pF load capacitance.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>; t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_{1,2,3}$  LOW, CE<sub>4,5</sub> HIGH, and  $\overline{WE}$  LOW. All signals must be appropriately set to initiate a write and any of these signals can terminate a write. The input data set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

Switching Waveforms


Read Cycle No. 1<sup>[11,12]</sup>



B153-8


2  
SRAMS

Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[12,13]</sup>



B153-10

Write Cycle No. 1 ( $\overline{CE}_1, \overline{CE}_2, \overline{CE}_3, CE_4, \text{ or } CE_5$  Controlled)<sup>[14,15]</sup>




B153-9

Notes:

11. Device is continuously selected.  $\overline{OE}, \overline{CE}_{1,2,3} = V_{IL}, CE_{4,5} = V_{IH}$ .
12.  $\overline{WE}$  is HIGH for read cycle.
13. Address valid prior to or coincident with  $\overline{CE}_{1,2,3}$  transition LOW and  $CE_{4,5}$  transition HIGH.
14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
15. If any of  $\overline{CE}_{1,2,3}$  go HIGH or  $CE_{4,5}$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14,15]</sup>



B153-11

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[10,15]</sup>



B153-12

**CY7B153 Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>4</sub>	CE <sub>5</sub>	OE	WE	I/O <sub>0</sub> - I/O <sub>3</sub>	Mode	Power
H	X	X	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	H	X	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	L	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	X	L	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	H	H	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	L	H	H	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	L	H	H	H	H	High Z	Selected	Active (I <sub>CC</sub> )

**CY7B154 Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	CE <sub>4</sub>	OE	WE	I/O <sub>0</sub> - I/O <sub>3</sub>	Mode	Power
H	X	X	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	H	X	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	H	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	X	L	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	L	H	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	L	L	H	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	L	L	H	H	H	High Z	Selected	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B153-12PC	P21	Commercial
	CY7B153-12DC	D22	
	CY7B153-12LC	L55	
	CY7B153-12VC	V21	
15	CY7B153-15PC	P21	Commercial
	CY7B153-15DC	D22	
	CY7B153-15LC	L55	
	CY7B153-15VC	V21	
	CY7B153-15DMB	D22	Military
	CY7B153-15LMB	L55	
20	CY7B153-20PC	P21	Commercial
	CY7B153-20DC	D22	
	CY7B153-20LC	L55	
	CY7B153-20VC	V21	
	CY7B153-20DMB	D22	Military
	CY7B153-20LMB	L55	

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B154-12PC	P21	Commercial
	CY7B154-12DC	D22	
	CY7B154-12LC	L55	
	CY7B154-12VC	V21	
15	CY7B154-15PC	P21	Commercial
	CY7B154-15DC	D22	
	CY7B154-15LC	L55	
	CY7B154-15VC	V21	
	CY7B154-15DMB	D22	Military
	CY7B154-15LMB	L55	
20	CY7B154-20PC	P21	Commercial
	CY7B154-20DC	D22	
	CY7B154-20LC	L55	
	CY7B154-20VC	V21	
	CY7B154-20DMB	D22	Military
	CY7B154-20LMB	L55	

**MILITARY SPECIFICATIONS**  
**Group A Subgroup Testing**

**DC Characteristics**

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL Max.</sub>	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3

**Switching Characteristics**

Parameters	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Document #: 38-00151