SMOS182 - FEBRUARY 1994

<ul> <li>Organization</li> </ul>				1M	×	8	×	2	Banks
----------------------------------	--	--	--	----	---	---	---	---	-------

- 3.3-V Power Supply (10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth Up to 100-MHz Data
- Burst Length Programmable to 1, 2, 4, or 8
- Programmable Output Sequence Serial or Interleave
- Chip Select and Clock Enable for Enhanced System Interfacing
- Cycle-by-Cycle DQ Bus Mask Capability
- Programmable Read Latency From Column Address
- Self-Refresh Capability
- High-Speed, Low-Noise LVTTL and GTL Interfaces
- Power-Down Mode
- Compatible With JEDEC Standards
- 4K Refresh (Total for Both Banks)
- **Performance Ranges:**

		ACTV	
	SYNCHRONOUS	COMMAND TO	REFRESH
	CLOCK CYCLE	READ OR WRT	TIME
	TIME	COMMAND	INTERVAL
	t <sub>CK</sub>	<sup>t</sup> RCD	<sup>t</sup> REF
	(MIN)	(MIN)	(MAX)
TMS6x6802	2-10 10 ns	30 ns	64 ms
TMS6x6802	2-12 12.5 ns	35 ns	64 ms
TMS6x6802	2-15 15 ns	40 ns	64 ms

## description

TMS626802 series are high-speed 16777216-bit synchronous dynamic randomaccess memories organized as two banks of 1048576 words with eight bits per word.

All inputs and outputs of the TMS626802 series are compatible with the low-voltage TTL (LVTTL) interface.


The TMS636802 series are high-speed 16777216-bit synchronous dynamic randomaccess-memories organized as two banks of 1 048 576 words with eight bits per word.

All inputs and outputs of the TMS636802 series are compatible with the Gunning Transceiver Logic (GTL) interface.

	TMS6268 (LVTTL) GE PACK (TOP VIE	.) (AG		TMS636802 (GTL) DGE PACKAGE (TOP VIEW)					
V <sub>CC</sub> [			V <sub>SS</sub>	Vcc [	1		V <sub>SS</sub>		
DQ0 [		- 1	DQ7	DQ0 L	-		DQ7		
Vssal			V <sub>SSQ</sub>	V <sub>SSQ</sub> [	3	42	- 004		
DQ1	4	- 1	DQ6	DQ1	4	41	DQ6		
Vcca [	5		Vcca	V <sub>SSQ</sub> [	5	40	] v <sub>ssa</sub>		
DQ2 [	6		DQ5	DQ2	6		DQ5		
Vssq [	7	38	V <sub>SSQ</sub>	Vssq [	7	38	Vssq		
DQ3 [	8		DQ4	DQ3	8		DQ4		
Vcca [	9	36	Vcca	Vssq [	9	36	Dv <sub>ssa</sub>		
NC [	10	35	NC	NC [	10	35	VREF		
NC [	11 .	34	NC	NC [	11	34	NC		
W [	12	33	DQM	$\overline{w}$ [	12	33	DQM		
CAS [	13	32	CLK	CAS [	13	32	CLK		
RAS [	14	31	CKE	RAS [	14	31	CKE		
CS [	15	30	NC	cs [	15	30	NC		
A11 [	16	29	] A9	A11 [	16	29	] A9		
A10 [	17	28	8A [	A10 [	17	28	BA [		
A0 [	18 ;	27	] A7	AO [	18	27	A7		
A1 [	19	26	] A6	A1 [	19	26	] A6		
A2 [	20 :	25	] A5	A2 [	20	25	] A5		
A3 [		•	] A4	А3 [	21	24	A4		
v <sub>cc</sub> [	22 2	23	] v <sub>ss</sub>	v <sub>cc</sub> [	22	23	] V <sub>SS</sub>		

	PIN NOMENCLATURE
A0-A10	Address Inputs
	A0-A10 Row Addresses
	A0-A8 Column Addresses
	A10 Automatic Precharge Select
A11	Bank Select
CAS	Column-Address Strobe
CKE	Clock Enable
CLK	System Clock
CS	Chip Select
DQ0-DQ7	SDRAM Data Inputs/Outputs
DQM	Data/Output Enable
NC	No External Connect
RAS	Row-Address Strobe
Vcc	Power Supply (3.3 V Typ)
Vcca	Power Supply for Output Drivers (3.3 V Typ)
VREF	GTL Reference Voltage
V <sub>SS</sub>	Ground
<u>V</u> ssQ	Ground for Output Drivers
W	Write Enable

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other preproduction phase of development. Characteris specifications are subject to change without notice.



Copyright © 1994, Texas Instruments Incorporated

SMOS182 - FEBRUARY 1994

# description (continued)

These synchronous DRAMs employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches. The TMS6x6802 synchronous DRAMs are available in 400-mil, 44-pin surface-mount TSOP (II) packages (DGE suffix).

# operation

All inputs of the '6x6802 synchronous DRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0-DQ7, are also referenced to the rising edge of CLK. The '6x6802 has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.


Five basic commands or functions control most operations of the '6x6802:

- Bank activate/row address entry
- Column address entry/write operation
- Column address entry/read operation
- Bank deactivate
- CAS-before-RAS/self-refresh entry

Additionally, operation can be controlled by three methods: using chip select  $(\overline{CS})$  to select/deselect the devices, using DQM to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or gate) the CLK input. The device contains a mode register that must be programmed for proper operation.

Tables 1 through 3 show the various operations that are available on the '6x6802. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any READ (or READ-P) or WRT (or WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (or READ-P) or WRT (or WRT-P) command is entered and all subsequent cycles through the completion of the access burst.

EPIC is a trademark of Texas Instruments Incorporated.





SMOS182 – FEBRUARY 1994

# operation (continued)

Table 1. Basic Command Truth Table†

COMMAND	STATE OF BANK(S)	CS	RAS	CAS	w	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	Ļ	L	L	L	×	×	A9=X A8=0 A7=0 A6-A0=V	MRS
Bank deactivate (precharge)	X	L	L	Η	L	BS	L	X	DEAC
Deactivate all banks	X	L	L	Н	٦	Х	Н	Х	DCAB
Bank activate/row address entry	SB = deac	L	L	Н	Н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	V	WRT
Column-address entry/write operation with auto-deactivate	SB = actv	L	н	L	L	BS	Н	V	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	V	READ
Column-address entry/read operation with auto-deactivate	SB = actv	L	Н	L	Н	BS	н	V	READ-P
Burst stop	SB = actv	L	Н	Н	L	х	X	X	STOP
No operation	х	L	Н	Н	Н	X	X	X	NOOP
Control-input inhibit/No operation	×	Н	X	×	Х	×	X	X	DESL
CBR refresh <sup>‡</sup>	T = B = deac	L	L	L	Н	х	×	х	REFR

<sup>†</sup> For execution of these commands on cycle n, CKE(n) must be high and satisfy tCESP from power-down exit (PDE), tCES and nCLE from clock-suspend (HOLD) exit, and tCESP and tRC from self-refresh (SLFR) exit. DQM(n) is a don't care.

L = Logic low H = Logic high X = Don't care V = Valid

T = Bank T
B = Bank B
actv = Activated
deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

SB = Bank selected by A11 at cycle n



<sup>‡</sup> CBR or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:

# operation (continued)

Table 2. CKE-Use Command Truth Table†

COMMAND	COMMAND STATE OF BANK(S)		CKE (n)	CS (n)	RAS (n)	CAS (n)	(n)	MNEMONIC
Self-refresh entry	T = B = deac	Н	L	L	L	L	Н	SLFR
	T = B = no	Н	L	L	Н	н	Н	PDE
Power-down entry at n + 1	access operation‡	Н	L	Н	×	X	×	PDE
		L	Н	L	Н	Н	Н	_
Self-refresh exit	T = B = self refresh	L	Н	Н	×	X	Х	_
Power-down exit	T = B = power down	L	Н	×	Х	Х	Х	
CLK suspend at n+1	T or B = access operation <sup>‡</sup>	н	L	х	х	×	×	HOLD
CLK suspend exit at n+1	T or B = access operation <sup>‡</sup>	L	н	х	х	×	×	

<sup>†</sup> For execution of these commands, A0-A11 (n) and DQM (n) are don't cares.

CLK cycle number

Logic low Logic high Н Don't care Bank T = Bank B deac = Deactivated

8961725 0084414 716



<sup>‡</sup> An access operation refers to any READ (-P) or WRT (-P) command in progress at cycle n. Access operations include the cycle upon which the READ (-P) or WRT (-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

SMOS182 - FEBRUARY 1994

# operation (continued)

Table 3. DQM-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	DQM (n)	D0-D7 (n)	Q0-Q7 (n+2)	MNEMONIC
_	T = deac and B = deac	×	N/A	Hi-Z	_
_	T = actv and B = actv (no access operation)‡	×	N/A	Hi-Z	_
Data-in enable	T = write or B = write	L	٧	N/A	ENBL
Data-in mask	T = write or B = write	Н	М	N/A	MASK
Data-out enable	T = read enable or B = read		N/A	٧	ENBL
Data-out mask	T = read or B = read	Н	N/A	Hi-Z	MASK

<sup>†</sup> For execution of these commands, CKE(n) must be high and satisfy t<sub>CESP</sub> from power-down exit (PDE), t<sub>CES</sub> and nCLE from clock-suspend (HOLD) exit, and t<sub>CESP</sub> and t<sub>RC</sub> from self-refresh (SLFR) exit. CS (n), RAS (n), CAS (n), W (n), and A0-A11 (n) are don't cares.

n = CLK cycle number

L = Logic low

H = Logic high

X = Don't care

V = Valid

M = Masked input data

N/A = Not applicable


T = Bank T

B = Bank B actv = Activated

deac = Deactivated

write = Acitvated and accepting data in on cycle n

read = Activated and delivering data out on cycle n + 2





<sup>\*</sup>An access operation refers to any READ (-P) or WRT (-P) command in progress at cycle n. Access operations include the cycle upon which the READ (-P) or WRT (-P) command is entered and all subsequent cycles through the completion of the access burst.

Legend:

SMOS182 - FEBRUARY 1994

# burst sequence

All data for the '6x6802 is written or read in a *burst* fashion. That is, a single starting address is entered into the device and then the '6x6802 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first may be at preceding, as well as succeeding, column addresses depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Tables 4 through 6). The length of the burst sequence can be user programmed to be either 1, 2, 4, or 8 accesses. After a read burst is completed (as determined by the programmed burst length), the outputs are in the high-impedance state until the next read access is initiated. When using terminated DQ buses for GTL interfacing, turning off the output buffers at the device will result in the DQ lines pulling up to the terminating voltage, V<sub>TT</sub>.

Table 4. 2-Bit Burst Sequences

	INTERN	INTERNAL COLUMN ADDRESS A0						
	DECI	MAL	BINARY					
	START	2ND	START	2ND				
	0	1	0	1				
Serial	1	0	1	0				
	0	1	0	1				
Interleave	1	0	1	0				

**Table 5. 4-Bit Burst Sequences** 

		INTERNAL COLUMN ADDRESS A1 A0									
		DEC	IMAL		BINARY						
	START	2ND	3RD	4TH	START	2ND	3RD	4TH			
	0	1	2	3	00	01	10	11			
Serial	1	2	3	0	01	10	11	00			
	2	3	0	1	10	11	00	01			
	3	0	1	2	11	00	01	10			
	0	1	2	3	00	01	10	11			
	1	0	3	2	01	00	11	10			
Interleave	2	3	0	1	10	11	00	01			
	3	2	1	0	11	10	01	00			





Table 6. 8-Bit Burst Sequences

					II.	ITERN	AL CO	LUMN	ADDRESS A2 A1 A0							
				DECIM	AL			·				BINAF	₹Y			
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
Serial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interleave	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
moneave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

# latency

The beginning data output cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see setting the mode register, page 9). This feature allows the user to adjust the '6x6802 to operate in accordance with the system's capability to latch the data output from the '6x6802. The delay between the READ command and the beginning of the output burst is known as *read latency* (also known as <u>CAS</u> latency). After the initial output cycle has commenced, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies are restricted based on the particular maximum frequency rating of the '6x6802.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and not determined by the mode register contents.

# two-bank operation

The '6x6802 contains two independent banks, which can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank activate/row address entry command (ACTV) is entered by holding  $\overline{RAS}$  low,  $\overline{CAS}$  high,  $\overline{W}$  high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ or a WRT command (or READ-P or WRT-P) or by use of the deactivate bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the bank deactivation description).

**--** 8961725 0084417 425 **--**



# two-bank row access operation

The two-bank feature allows the user to access information on random rows at a higher rate of operation than is possible with a standard DRAM. This can be accomplished by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to/from the first bank is complete, the data stream to/from the second bank can commence without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved "ping-pong" fashion. Figure 22 is an example of two-bank row interleaving with automatic deactivate for the case of read latency of 3 and a burst length of 8.

# two-bank column access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 23 is an example of two-bank column interleaving with a read latency of 3 and a burst length of 2.

# bank deactivation (precharge)

Both banks can be simultaneously deactivated (placed in precharge) by use of the DCAB command. A single bank can be deactivated by use of the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 selects the bank to be precharged as shown in Table 1. A bank can also be deactivated automatically by use of A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank (selected by A11) will automatically be deactivated upon completion of the access burst. If A10 is held low during READ or WRT command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted READ-P and WRT-P.

# chip select

ADVANCE INFORMATION

CS (chip select) can be used to select or deselect the '6x6802 for command entry, such as might be required for multiple memory device decoding. If  $\overline{\text{CS}}$  is held high on the rising edge of CLK (DESL command), the device will not respond to RAS, CAS, or W until the device is selected again. Device select is accomplished by holding CS low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Tables 1 and 2). The use of  $\overline{\text{CS}}$  will not affect an access burst that is in progress; the DESL command can only restrict RAS, CAS, and W input to the '6x6802.

# data/output mask

Masking of individual data cycles within a burst sequence can be accomplished by use of the MASK command (see Table 3). If DQM is held high on the rising edge of CLK during a write burst, the incident data word (referenced to the same rising edge of CLK) on DQ0-DQ7 is ignored. If DQM is held high on the rising edge of CLK for a read burst, DQ0-DQ7 referenced to the second rising edge of CLK are in the high-impedance state. When using terminated DQ buses for GTL interfacing, turning off the output buffers at the device results in the DQ lines pulling up to the terminating voltage, V<sub>TT</sub>. The application of DQM to data output cycles (READ burst) involves a latency of two CLK cycles, but the application of DQM to data-in cycles (WRITE burst) has no latency. The MASK command (or its opposite, the ENBL command) is performed on a cycle-by-cycle basis, allowing the user to gate any individual data cycle or cycles within either a read or a write burst sequence. Figure 11 shows an example of data/output masking.





SMOS182 - FEBRUARY 1994


# CLK suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (or READ-P) or WRT (or WRT-P) operation, the state of the DQ bus occurring at the immediate next rising edge of CLK is frozen at its current state and no further inputs are accepted until CKE is returned high. This is known as a CLK suspend operation and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE is returned high.

If CKE is brought low when no READ (or READ-P) or WRT (or WRT-P) command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row active or CBR refresh periods to reduce input buffer power. After power-down mode has been entered, no further inputs are accepted until CKE returns high. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (tcesp) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figure 14 and Figure 15 show an example of the procedure.

# setting the mode register

The '6x6802 contains a mode register that should be programmed by the user with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information being entered on the address lines A0–A8. A logic 0 should always be entered on A7 and A8, but A9–A11 are don't care entries for the '6x6802. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register will remain unaffected. The MRS command is executed by holding  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{W}}$  low, and the input mode word valid on A0–A8 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



	EGISTI BITS†	READ	
A6	<b>A</b> 5	A4	LATENCY <sup>‡</sup>
0	0	1	1
0	1	0	2
0	1	1	3

<sup>&</sup>lt;sup>†</sup> All other combinations are reserved.

R	EGISTI BITS§	ER	BURST LENGTH
A2	<b>A</b> 1	A0	
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1 1	8

§ All other combinations are reserved.

Figure 1. Mode-Register Programming

■ 8961725 0084419 2T8 ■ INSTR



<sup>‡</sup> Refer to timing requirements for minimum valid read latencies based on maximum frequency rating.

SMOS182 - FEBRUARY 1994

### refresh

The '6x6802 must be refreshed at intervals not exceeding  $t_{REF}$  (see timing requirements), or data may not be retained. Refresh can be accomplished by performing a read or write access to every row in both banks, or by performing 4096  $\overline{CAS}$ -before- $\overline{RAS}$  (REFR) commands, or by placing the device in self-refresh. Regardless of the method used, refresh must be accomplished before  $t_{REF}$  has expired.

# CAS-before-RAS (CBR) refresh

Before performing a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, both banks must be deactivated (placed in precharge). To enter a REFR command,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must be low and  $\overline{\text{W}}$  must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '6x6802 will have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal CBR cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before  $t_{\text{REF}}$  expires.

### self refresh


To enter self refresh, both banks of the '6x6802 must first be deactivated and a SLFR command executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For proper entry of the SLFR command, CKE is low only for the same rising edge of CLK that  $\overline{RAS}$  and  $\overline{CAS}$  are low and  $\overline{W}$  is high. Otherwise, the device would enter power-down mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data can be retained by the device automatically for an indefinite period when power is maintained (consumption is reduced to a minimum). To exit self-refresh mode, CKE must be high. New commands are issued after  $t_{RC}$  has expired. If CLK is made inactive during self-refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 16). Upon exiting the self-refresh mode, a burst refresh (refresh all 4096 rows) must be executed before continuing with normal operation. This ensures that the '6x6802 is fully refreshed.

## interrupted bursts

A read or write may be interrupted before the burst sequence has been completed with no adverse effects to the operation. This can be done by entering certain superseding commands as listed in Tables 7 and 8, provided that all timing requirements are met. The command interrupting either a read or a write burst should be entered only on an even number of cycles from the initial burst command (nCCD). The interruption of READ-P and WRT-P operations is not supported.


Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
DEAC, DCAB	The DQ bus is in the high-impedance state when nHZP cycles are satisfied or upon completion of the read burst, whichever occurs first (see Figure 17).
WRT, WRT-P	The WRT command immediately supersedes the read burst in progress, but DQM must be high nDOD+1 cycles previous to the WRT (or WRT-P) command entry to avoid DQ bus contention (see Figure 3).
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (or READ-P) command is met and new output cycles begin (see Figure 2).
STOP	The DQ bus is in the high-impedance state two clock cycles after the stop command is entered or upon completion of the read burst, whichever occurs first. The bank remains active. A new read or write command may not be entered for at least two cycles after the STOP command.






# interrupted bursts (continued)



NOTE A: For the purposes of this example, read latency = 2 and burst length > 2.

Figure 2. Read Burst Interrupted by Read Command



NOTE A: For the purposes of this example, read latency = 2 and burst length > 2.


Figure 3. Read Burst Interrupted by Write Command

SMOS182 - FEBRUARY 1994

# interrupted bursts (continued)


Table 8. Write-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write recovery specification (tRWL) is not violated by the interrupt (see Figure 5).
WRT, WRT-P	The new WRT (or WRT-P) command and data in immediately supersede the write burst in progress.
READ, READ-P	Data-in on previous cycle is written. No further data in is accepted (see Figure 4).
STOP	The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command.




NOTE A: For the purposes of this example, read latency = 2, burst length > 2.

Figure 4. Write Burst Interrupted by Read Command



NOTE A: For the purposes of this example, read latency = 2, burst length > 2, and  $t_{CK}$  =  $t_{RWL}$ .


Figure 5. Write Burst Interrupted by DEAC/DCAB Command





Device initialization should be performed after a power up to the full  $V_{CC}$  level. After power is established, a 200- $\mu$ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands should be performed, and the mode register should be set to complete the device initialization.

# functional block diagram





SMOS182 - FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise not	∍d)†
Supply voltage range, V <sub>CC</sub> – 0.5 V to	4.6 V
Supply voltage range, V <sub>CCQ</sub> – 0.5 V to	4.6 V
Input voltage range (see Note 1) – 0.5 V to	4.6 V
Short-circuit output current 5	i0 mA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub> 0°C to	70°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


NOTE 1: All voltage values are with respect to VSS.

Storage temperature range ....

# recommended operating conditions

			TMS626	802	Т	MS63680	2	
		LVTT	L INTER	FACING	GTL I	NTERFA	CING	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	3	3.3	3.6	3	3.3	3.6	٧
Vcca	Supply voltage for output drivers	3	3.3	3.6	3	3.3	3.6	>
Vss	Supply voltage		0			0		٧
VssQ	Supply voltage for output drivers		0		I	0		<b>&gt;</b>
V <sub>TT</sub>	GTL terminator voltage				1.08	1.2	1.32	<b>V</b>
VREF	GTL reference voltage				2 V <sub>TT</sub> /3 – 2%	0.8	2V <sub>TT</sub> /3+2%	>
VIH	High-level input voltage	2		V <sub>CC</sub> + 0.3	V <sub>REF</sub> + 0.05‡	1.2	V <sub>CC</sub> + 0.3	>
VIL	Low-level input voltage	- 0.3		0.8	- 0.3	0.4	V <sub>REF</sub> - 0.05‡	٧
TA	Operating free-air temperature	0		70	0		70	ů

<sup>\*</sup>VIH and VIL levels are only for DC testing. For AC timing, VIH of 1.2 V and VIL of 0.4 V should be used.





<del>-</del>
žeć
Ĕ
rise
5
ğ
SS (
re (unless otherwise note
e n
rat
ube
tem
oltage and free-air temperature
ě
ge and fre
an
age
olt To
<u>&gt;</u>
ddr
f supl
o s
ecommended ranges of supply vo
<u>ra</u>
Jed
enc
E
Ō
ē
Ve
SS
isti
ter
ırac
cha (2)
cal ote
o Çiri
elect (see

	PARAMETER		TEST CONDITIONS	SINC	TMS6x	TMS6x6802-10	TMS6	TMS6x6802-12	TMS6x	TMS6x6802-15	
				SNO	MIN	NOM MAX	NIM	NOM MAX	MIM	NOM MAX	E NO
2	High-level output	IOH = -2 mA		LVTTL ('626802)	2.4		2.4		2.4		
5	voltage	10H s 10 M	4	GTL ('636802)	V <sub>TT</sub> - 0.05	1.2	VTT - 0.05	1.2	VTT - 0.05	1.2	>
<u></u>	Low-level	loL = 2 mA		LVTTL ('626802)		0,4		0.4		0.4	:
	output voltage	10L = 32 mA		GTL ('636802)		0.4		0.4		0.4	>
=	Input current (leakage)	$0 \text{ V} \le \text{V}_1 \le \text{V}_{CC} + 0$ All other pins = $0 \text{ V}$	C + 0.3 V, = 0 V to V <sub>CC</sub>			±10		±10		±10	Ψ'n
0 <sub>1</sub>	Output current (leakage)	0 V s VO s VCC +		0.3 V, Output disabled		±10		±10		±10	Ρη
2	Average read or	tRC = MIN,		1 bank active		96		80		70	
3	write current	Burst length =	<del>-</del>	2 banks active		160		150		125	A A
			CKE=V <sub>IH</sub>	LVTTL ('626802)		16		16		16	
			(see Note 3)	GTL ('636802)		20		20		20	
			CKFLV	LVTTL ('626802)		2		2		2	
<u>.</u>		deactivated	- 4	GTL ('636802)		3		3		8	
§	ICC2 standby current		CKE = 0 V (CMOS)	LVTTL ('626802)		Į.		_		-	Ψ
		One or	CKF - V.	LVTTL ('626802)		4		4		4	
			ן . ור	GTL ('636802)		5		5		5	
ော္ပ	Consecutive CBR commands	tRC = MIN				6		80		70	m.A
lcc4	Burst current, gapless burst	tCK = MIN,	No row commar	No row activate (ACTV) command allowed		120		100		80	Ψ
	Solf rofroch	CKF = V <sub>II</sub>		LVTTL ('626802)		2		2		2	
ဗ ပိ	current			GTL ('636802)		3		3		6	Ą
		CKE = 0 V (CMOS)	MOS)	LVTTL ('626802)		1		-		1	

All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid. જં છ NOTES:

**ADVANCE INFORMATION** 



8961725 0084425 5T1

SMOS182 - FEBRUARY 1994

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

		MIN	MAX	UNT
C <sub>i(S)</sub>	Input capacitance, CLK input		7	pF
Ci(AC)	Input capacitance, address and control inputs: A0-A11, CS, DQM, RAS, CAS, W		5	pF
C <sub>i(E)</sub>	Input capacitance, CKE input		5	pF
Co	Output capacitance		10	pF


NOTE 4:  $V_{CC} = 3.3 \pm 0.3 \text{ V}$  and bias on pins under test is 0 V.

# ac timing requirements over recommended ranges of supply voltage and operating free-air temperature $^{\dagger\,\ddagger}$

			'6x68	02-10	'6x68	02-12	'6x68	02-15	UNIT
		Ī	MIN	MAX	MIN	MAX	MIN	MAX	ONI
		Read latency = 1	30		35		40		
<sup>t</sup> CK	Cycle time, CLK (system clock)	Read latency = 2	15		17.5		20		ns
0.1	•	Read latency = 3	10		12.5		15		
tCKH	Pulse duration, CLK (system clock) hi	gh	3		3.5		4		ns
tCKL	Pulse duration, CLK (system clock) lo	w	3		3.5		4		ns
<u> </u>		Read latency = 1		28		33		38	
<sup>t</sup> AC	Access time, CLK † to data out	Read latency = 2		13		15		18	ns
,	(see Note 5)	Read latency = 3		8		10		12	
t <sub>LZ</sub>	CLK to DQ low impedance (see Note	6)	0		0		0		ns
	CLK to DQ high impedance	Burst length = 1, Read latency = 1		15		15		15	ns
<sup>t</sup> HZ	(see Note 7)	All other cases		7		7		7	
tos	Setup time, data input		2		2		2		ns
tAS	Setup time, address		2		2		2		ns
tcs	Setup time, control input (CS, RAS, CAS, W, DQM)		2		2		2		ns
tCES	Setup time, CKE (suspend entry/exit, power-down entry)		2		2		2		ns
tCESP	Setup time, CKE (power-down/self-ref	resh exit) (see Note 8)	8		10		12		ns
<sup>t</sup> OH	Hold time, CLK ↑ to data out		2		2		2		ns
t <sub>DH</sub>	Hold time, data input		2		3		4		ns
t <sub>AH</sub>	Hold time, address		2		3		4		ns
t <sub>CH</sub>	Hold time, control input (CS, RAS, CA	S, W, DQM)	2		3		4		ns
tCEH	Hold time, CKE		2		3		4		ns
tRC	REFR command to ACTV, MRS, or R Self-refresh exit to ACTV, MRS, or RE	EFR command; EFR command	100		110		130		ns
tRAS	ACTV command to DEAC or DCAB or	ommand	60	100 000	70	100 000	80	100 000	ns
tRCD	ACTV command to READ or WRT co	mmand	30		35		40		ns
tRP	DEAC or DCAB command to AC command	TV, MRS, or REFR	40		40		50		ns

<sup>†</sup> See Parameter Measurement Information, page 19, for load circuits.

<sup>8.</sup> If tCESP > tCK, NOOP or DESL commands must be entered until tCESP is met. CLK must be active and stable (if CLK was turned off for power down) before CKE is returned high.





<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

NOTES: 5. t<sub>AC</sub> is referenced from the rising transition of CLK, that is previous to the data-out cycle. For example, the first data out t<sub>AC</sub> is referenced from the rising transition of CLK that is read latency – 1 cycles after the READ command.

<sup>6.</sup> t<sub>LZ</sub> is measured from the rising transition of CLK that is read latency – 1 cycles after the READ command.

<sup>7.</sup> tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.

SMOS182 - FEBRUARY 1994

# ac timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $^{\dagger\ddagger}$


			'6x680	2-10	'6x680	2-12	'6x680	2-15	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>APR</sub>	Final data out of READ-P operation or REFR command	to ACTV, MRS,			t <sub>RP</sub> + (nEF	, × <sub>f</sub> CK)		-	ns
tAPW	Final data in of WRT-P operation to ACTV,	Burst length = 1	60+tCK		60+tCK		80+tCK	-	
APW	MRS, or REFR command	Burst length > 1	60		60		80		ns
†RWL	Final data in to DEAC or DCAB command	Burst length = 1	20+t <sub>CK</sub>		20+tCK		30+t <sub>CK</sub>		
HVVL	I mai data in to beac of boas command	Burst length > 1	20		20		30		ns
tRRD	ACTV command for one bank to ACTV combank	amand for the other	20	-	25		30		ns
tŢ	Transition time, all inputs (see Note 9)		1	5	1	5	1	5	ns
tREF	Refresh interval			64		64		64	ms

<sup>†</sup> See Parameter Measurement Information, page 19, for load circuits.

# clock timing requirements over recommended ranges of supply voltage and operating free-air temperature<sup>‡</sup>

cycles
eveloo
gyalaa
avalos
cycles
cycles
cycles

<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.





<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

NOTE 9: Transition time, t<sub>T</sub>, is measured between VIH and VII.

<sup>§</sup> A CLK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CLK cycles occurring during the time when CKE is asserted low).

NOTES: 10. Adata-out burst can be interrupted only on an even number of clock cycles after the initial READ command is entered (refer to nCCD).

<sup>11.</sup> A read or write burst can be interrupted only at even number cycle intervals after entry of the initial READ or WRT command.

# **ADVANCE INFORMATION**

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters

				TMS	TMS6x6802-10	-10		TMS	TMS6x6802-12	2-12		TMS6,	TMS6x6802-15		UNITS
	Operating frequency		100	80	99	50	33	90 6	99	20	33	99	20	33	MHz
ğ	Cycle time, CLK (system clock)		10	12.5	15	R	8	12.5	15	50 %	30	15	50	30	SI
	KEY PARAMETER	TER					NUMBE	NUMBER OF CYCLES REQUIRED	YCLE	S REQ	UIRED				
	Read latency, minimum programmed value	alue	3	3	2	2	-	3	3	2	2	3	2	2	cycles
taco	ACTV command to READ or WRT com	ımand	3	3	2	2	1	3	3	2	2	3	2	2	cycles
tRAS	ACTV command to DEAC or DCAB command	mmand	9	5	4	3	2	9	5	4	3	9	4	3	cycles
늄	DEAC or DCAB command to ACTV, MRS, or REFR command	RS, or REFR command	4	4	3	2	2	4	3	2	2	4	3	2	cycles
thC	REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS or REFR command	:FR command; self-refresh exit to	10	æ	7	5	4	6	8	9	4	6	7	2	cycles
	Final data in to DEAC or DCAB	Burst length = 1	3	က	3	2	2	3	3	2	2	3	3	2	cycles
TRWL	command	Burst length > 1	2	2	2	-	-	2	2	1	1	2	2	1	cycles
tarb	ACTV command for one bank to ACTV	/ command for the other bank	2	2	2	-	1	2	2	2	1	2	2	1	cycles
		Burst length = 1, Read latency = 1	-	1		П	က					-		1	cycles
,		Burst length = 1, Read latency = 2		1	3	2	2	_	_	2	2		3	2	cycles
	Final data out of READ-P operation	Burst length = 1, Read latency = 3	ဇ	3	2	-	1	3	2	1	1	3	2	1	cycles
TAPR		Burst length > 1, Read latency = 1	Ι	1	ı	1	2		_	_		_	_		cycles
		Burst length > 1, Read latency = 2			2	-	-	1	_	1	1	-	2	1	cycles
		Burst length > 1, Read latency = 3	2	2	1	0	0	2	1	0	0	2	-	0	cycles
		Burst length = 1	7	9	5	4	3	9	5	4	3	7	5	4	cycles
.γPW	ACTV, MRS, or REFR command	Burst length > 1	9	5	4	3	2	2	4	3	2	9	4	3	cycles

8961725 0084428 200



# general information for ac timing measurements

The ac timing measurements are based on signal rise and fall times equal to 1 ns ( $t_T$  = 1 ns) and a midpoint reference level of 1.4 V for LVTTL and 0.8 V for GTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to  $V_{IH}$  min and  $V_{IL}$  max instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to Commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.





Figure 6. Load Circuits



NOTE A: For purposes of this example, assume read latency = 3 and burst length > 1.

Figure 7. nEP, Final Data Output to DEAC or DCAB Command





Figure 8. Output Parameters



NOTE A: tRRD is specified for command execution in one bank to command execution in the other bank.

Figure 9. Command-to-Command Parameters



TEXAS INSTRUMENTS






Figure 10. Input Attribute Parameters




NOTE A: For purposes of this example, assume read latency = 2 and burst length = 2.

Figure 11. DQ Masking








NOTE A: For purposes of this example, assume read latency = 2 and burst length = 2.

Figure 12. Read Automatic Deactivate (Autoprecharge)



NOTE A: For purposes of this example, the burst length = 2.

Figure 13. Write Automatic Deactivate (Autoprecharge)



**ADVANCE INFORMATION** 




Figure 14. CLK Suspend Operation





Figure 15. Power-Down Operation






NOTE: Assume both banks are previously deactivated.


SMOS182 - FEBRUARY 1994

Figure 16. Self-Refresh Entry/Exit



NOTE: Assume read latency = 2 and burst length = 8.

Figure 17. Write Burst Followed by DEAC/DCAB-Interrupted Read



Column address sequence depends on programmed burst type and C0 (see Table 5).

NOTE: This example illustrates minimum tRCD and nEP for the '6x6802-10 at 100 MHz, the '6x6802-12 at 80 MHz, and the '6x6802-15 at 66 MHz.

Figure 18. Read Burst (read latency = 3, burst length = 4)

ADVANCE INFORMATION

8961725 0084435 440 ■







Figure 19. Write Burst (burst length = 8)

8961725 0084436 387 📼



# **ADVANCE INFORMATION**



				† Column address sequence depends on programmed burst type and C0 (see Table 4). ‡ Column address sequence depends on programmed burst type and C1 (see Table 4).
	ס		C1‡ C1+1	type and C
CYCLE	ပ		Ċ‡	ned burst
BURST CYCLE	۵	C0 + 1		n programn n programn
	æ	cot		o spuede
ROW	ADDR	RO	&	p eouenbe
BANK	(B/T)	В	മ	address se
TYPE	(D/Q)	۵	o	† Column ‡ Column

Figure 20. Write-Read Burst (read latency = 3, burst length = 2)

NOTE: This example illustrates minimum tRCD for the '6x6802-10 at 100 MHz, the '6x6802-12 at 80 MHz, and the '6x6802-15 at 66 MHz.






Figure 21. Read-Write Burst With Automatic Deactivate (read latency = 3, burst length = 8)

8961725 0084438 15T 📟



Park		-	)	>	ر ج-۔	<i>&gt;</i>		> }	> ţ	إ <	إر	5	Si	ر ا \	)   	>	>	1			<b>&gt;</b>	)	<b>)</b>	>
How   How								֟֟֟֟֟֟֟֟֓֟֟֓֟֟֓֟֓֟֓֟֓֟֓֓֓֟֟֓֓֓֟֟֓֓֓֓֟֟֓֓֓֟֓֓֟֓֓֟֓֓֟֓֓֓֟֓֓֓֟	ᡭ╌	¬]		<u>-</u>		<u>-</u>		XI ···	$\frac{1}{2}$		<u>-</u>	$\delta$		Ä F	<b>[</b>	Ų
Fig.		-			.					5							15		<del> </del>					15
Ho					. ]				-			-)				1			_}					. ]
Rio         Rio <td></td> <td> -</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>- </td> <td></td> <td></td> <td>- </td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td> -</td> <td></td> <td></td> <td></td> <td>-</td> <td>1</td>		-							-			-				-			-				-	1
Not																							- 윤 ※	
Fig.					8				-															l 🎇
ROW         BURST CYCLE           ADDR         a         b         c         d         e         f         g         h         i         i         m         n         o         p         q         r         s           R0         C01         C0+1         C0+2         C0+3         C0+4         C0+5         C0+6         C0+7         C1*         C1+1         C1+1         C1+2         C1+2         C1+2         C1+2         C1+2         C1+2         C1+2         C1+7         C1+2				×	<b>8</b>							<b>(i)</b>				₩ W			25				<u> </u>	18
ROW         BURST CYCLE           ADDR         a         b         c         d         e         f         g         h         l         j         k         l         m         n         o         p           R0         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 3 COl <sup>+</sup> 4 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 3 COl <sup>+</sup> 4 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7					<b>S</b>									***************************************									}	1 8
ROW         BURST CYCLE           ADDR         a         b         c         d         e         f         g         h         l         j         k         l         m         n         o         p           R0         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 3 COl <sup>+</sup> 4 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 3 COl <sup>+</sup> 4 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7         Col <sup>†</sup> COl <sup>+</sup> 1 COl <sup>+</sup> 2 COl <sup>+</sup> 3 COl <sup>+</sup> 4 COl <sup>+</sup> 5 COl <sup>+</sup> 6 COl <sup>+</sup> 7									-										-					11
ADDR         a         b         c         d         e         f         g         h         i         j         k         l         m         n         o         p           R0         C0 <sup>†</sup> C0+1 C0+2 C0+3 C0+4 C0+5 C0+6 C0+7         C1 <sup>‡</sup> C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7         C1 <sup>‡</sup> C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7	A K	ROW											BURS	TCYC										
R0 C0 <sup>†</sup> C0+1 C0+2 C0+3 C0+4 C0+5 C0+6 C0+7 R1 C1 <sup>‡</sup> C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7	3/T)	ADDR	<b>a</b>	Ω	J			•	<b>-</b>	0	_	-	-	¥	-	_			•	2			•	
R1 R2	В	P20	8			-5    -2 	1+3 C	0+4	0,0	00 + B	0.0		1								,	-		
R2	<b>–</b>	듄							) - }	) )	: }		5	5	2 C1+	3 C1	4 5	+5 C	1+6 C	1+7				
	മ	<b>B</b> 2												)	)	,		)	) -		800	,		

†Column address sequence depends on programmed burst type and C0 (see Table 6). ‡Column address sequence depends on programmed burst type and C1 (see Table 6). §Column address sequence depends on programmed burst type and C2 (see Table 6).

This example illustrates minimum tRCD for the '6x6802-10 at 100 MHz, the '6x6802-12 at 80 MHz, and the '6x6802-15 at 66 MHz.

Figure 22. Two-Bank Row Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

8961725 0084439 096



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443


**ADVANCE INFORMATION** 

# PARAMETER MEASUREMENT INFORMATION READ B 2 Figure 23. Two-Bank Column Interleaving Read Bursts (read latency = 3, burst length = 2) READ T ឌ READ B S **ADVANCE INFORMATION** READ T C2+1 † Column address sequence depends on programmed burst type and C0 (see Table 4). ‡ Column address sequence depends on programmed burst type and C1 (see Table 4). § Column address sequence depends on programmed burst type and C2 (see Table 4). BURST CYCLE C2§ READ B Ø $\overline{0}$ #5 ACTV T 쮼 8 Δ 8 ADDR ROW ACTV B 8 2 8 8 8 BANK (B/T) m F Θ A0-A9 SKE A10 A11 S CAS 감 MOD RAS I DQ0-DQ7 BURST TYPE (O/Q) $\sigma\sigma\sigma$





# ADVANCE INFORMATION



Ξ

A10

A11

C1+3 C1 +2 <u>م</u> **BURST CYCLE** #5 ס 8 ÷ ပ م 8 ် Ø ADDR ROW 8 2 BANK (B/T) **m** F BURST (O) gΔ

(Refer to Table 5.) (Refer to Table 5.) <sup>‡</sup> Column address sequence depends on programmed burst type and C1. Column address sequence depends on programmed burst type and Co.

This example illustrates a minimum tRCD and nEP read burst, and a minimum tRWL write burst for the '6x6802-10 at 100 MHz, the '6x6802-12 at 80 MHz, and the 6x6802-15 at 66 MHz.

Figure 24. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)

8961725 0084441 744

₽ÖQ

RAS

CAS

≥

D00-D07-

**WRT T** 

DEAC B

READ B

ACTV T




A0-A9

SS

CKE

ᇎ

POST OFFICE BOX 1443 \*




NOTE: This example illustrates minimum nCWL for the '6x6802-10 at 100 MHz, the '6x6802-12 at 80 MHz, and the '6x6802-15 at 66 MHz.

Figure 25. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (read latency = 3, burst length = 4)

8961725 0084442 680 🚥






†Column address sequence depends on programmed burst type and C0 (see Table 5). ‡Column address sequence depends on programmed burst type and C1 (see Table 5).


NOTE: This example illustrates a minimum tRCD read burst and minimum tRWL write burst for the '6x6802-10 at 50 MHz, the '6x6802-12 at 50 MHz, and the 6x6802-15 at 33 MHz.

Figure 26. Use of DQM for Output and Data-In Cycle Masking (read-burst bank write-burst bank B, deactivate all banks) (read latency = 2, burst length = 4)


**ADVANCE INFORMATION** 











TYPE		•			Don's Cick		
(D/Q)	(B/T)	ADDR	æ	۵	v	ט	
۵	В	Ro	C0↓	S0+1	C0+2 C0+3	C0+3	
† Column	address se	edneuce de	epends or	programn	ned burst t	wpe and C	Column address sequence depends on programmed burst type and C0 (see Table

NOTES:


This example illustrates minimum tRCD for the '6x6802-10 at 66 MHz, the '6x6802-12 at 50 MHz, and the '6x6802-15 at 50 MHz. Refer to Figure 1. Κœ

Figure 28. Mode Register Programming (deactivate all, mode program, write burst with automatic deactivate) (read latency = 2, burst length = 4)

**ADVANCE INFORMATION** 

8961725 0084445 39T





‡Column address sequence depends on programmed burst type and C1 (see Table 5).
This example illustrates minimum t<sub>RCD</sub> for the '6x6802-10 at 66 MHz, the '6x6802-12 at 50 MHz, and the '6x6802-15 at 50 MHz.

NOTE:

Figure 29. Use of CKE for Clock Gating (hold) and Standby Mode (read-burst bank T with hold, write-burst bank B, standby mode) (read-latency = 2, burst length = 4)

8961725 0084446226 📼




POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

**ADVANCE INFORMATION** 


# **ADVANCE INFORMATION**

## **MECHANICAL DATA**

# 44-lead thin small-outline package (DGE suffix)



# device symbolization



**8961**725 0084447 162 **1** 

