S3C84BB/F84BB

8-BIT CMOS MICROCONTROLLERS USER'S MANUAL

Revision 1



Important Notice

information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

S3C84BB/F84BB 8-Bit CMOS Microcontrollers User's Manual, Revision 1 Publication Number: 20-S3-C84BB/F84BB-0800

© 2000 Samsung Electronics

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BSI Certificate No. FM24653). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.

Samsung Electronics Co., Ltd. San #24 Nongseo-Ri, Kiheung- Eup Yongin-City, Kyunggi-Do, Korea C.P.O. Box #37, Suwon 449-900

TEL: (82)-(31)-209-1907 FAX: (82)-(31)-209-1899

Home Page: http://www.intl.samsungsemi.com Printed in the Republic of Korea

Preface

The S3C84BB/F84BB Microcontroller User's Manual is designed for application designers and programmers who are using the S3C84BB/84BB microcontroller for application development. It is organized in two main parts:

Part I Programming Model

Part II Hardware Descriptions

Part I contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure. It has six chapters:

Chapter 1	Product Overview	Chapter 4	Control Registers
Chapter 2	Address Spaces	Chapter 5	Interrupt Structure
Chapter 3	Addressing Modes	Chapter 6	Instruction Set

Chapter 1, "Product Overview," is a high-level introduction to S3C84BB/F84BB with general product descriptions, as well as detailed information about individual pin characteristics and pin circuit types.

Chapter 2, "Address Spaces," describes program and data memory spaces, the internal register file, and register addressing. Chapter 2 also describes working register addressing, as well as system stack and user-defined stack operations.

Chapter 3, "Addressing Modes," contains detailed descriptions of the addressing modes that are supported by the S3C8-series CPU.

Chapter 4, "Control Registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in a standardized format. You can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs.

Chapter 5, "Interrupt Structure," describes the S3C84BB/F84BB interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in Part II.

Chapter 6, "Instruction Set," describes the features and conventions of the instruction set used for all S3C8-series microcontrollers. Several summary tables are presented for orientation and reference. Detailed descriptions of each instruction are presented in a standard format. Each instruction description includes one or more practical examples of how to use the instruction when writing an application program.

A basic familiarity with the information in Part I will help you to understand the hardware module descriptions in Part II. If you are not yet familiar with the S3C-series microcontroller family and are reading this manual for the first time, we recommend that you first read Chapters 1–3 carefully. Then, briefly look over the detailed information in Chapters 4, 5, and 6. Later, you can reference the information in Part I as necessary.

Part II "hardware Descriptions," has detailed information about specific hardware components of the S3C84BB/F84BB microcontroller. Also included in Part II are electrical, mechanical, Flash MCU, and development tools data. It has 15 chapters:

Chapter 7	Clock Circuit	Chapter 15	10-bit A/D Converter
Chapter 8	RESET and Power-Down	Chapter 16	8-bit D/A Converter
Chapter 9	I/O Ports	Chapter 17	Pattern Generation Module
Chapter 10	Basic Timer	Chapter 18	Embedded Flash Memory Interface
Chapter 11	8-bit Timer A/B/C(0/1)	Chapter 19	Electrical Data
Chapter 12	16-bit Timer 1(0/1)	Chapter 20	Mechanical Data
Chapter 13	Serial I/O Port	Chapter 21	Development Tools
Chapter 14	UART(0/1)		

Two order forms are included at the back of this manual to facilitate customer order for S3C84BB/F84BB microcontrollers: the Mask ROM Order Form, and the Mask Option Selection Form. You can photocopy these forms, fill them out, and then forward them to your local Samsung Sales Representative.

Table of Contents

Part I — Programming Model

Chapter 1 Product Overview

S3C8-Series Microcontrollers	1-1
S3C84BB/F84BB Microcontroller	
Features	
Block Diagram	1-3
Pin Assignment	1-4
Pin Descriptions	1-6
Pin Circuits	1-9

Chapter 2 Address Spaces

Overview	2-1
Program Memory (ROM)	2-2
Register Architecture	
Register Page Pointer (PP)	2-5
Register Set 1	2-6
Register Set 2	2-6
Prime Register Space	
Working Registers	2-8
Using The Register Pointers	
Register Addressing	2-11
Common Working Register Area (C0H–CFH)	2-13
4-Bit Working Register Addressing	2-14
8-Bit Working Register Addressing	
System And User Stack	
,	

Chapter 3 Addressing Modes

Overview	3-1
Register Addressing Mode (R)	3-2
Indirect Register Addressing Mode (IR)	
Indexed Addressing Mode (X)	3-7
Direct Address Mode (DA)	3-10
Indirect Address Mode (IA)	
Relative Address Mode (RA)	
Immediate Mode (IM)	

Chapter 4 Control Registers

Overview	-1
----------	----

Chapter 5 Interrupt Structure

Overview	5-1
Interrupt Types	5-2
S3C84BB/F84BB Interrupt Structure	5-3
Interrupt Vector Addresses	5-5
Enable/Disable Interrupt Instructions (EI, DI)	
System-Level Interrupt Control Registers	
Interrupt Processing Control Points	5-8
Peripheral Interrupt Control Registers	
System Mode Register (SYM)	
Interrupt Mask Register (IMR)	
Interrupt Priority Register (IPR)	
Interrupt Request Register (IRQ)	
Interrupt Pending Function Types	
Interrupt Source Polling Sequence	5-16
Interrupt Service Routines	
Generating Interrupt Vector Addresses	
Nesting of Vectored Interrupts	
č	

Chapter 6 Instruction Set

Overview	
Data Types	6-1
Register Addressing	6-1
Addressing Modes	
Flags Register (FLAGS)	
Flag Descriptions	
Instruction Set Notation	
Condition Codes	
Instruction Descriptions	

Part II Hardware Descriptions

Chapter 7 Clock Circuit

Overview	7-1
System Clock Circuit	7-1
Clock Status During Power-Down Modes	7-2
System Clock Control Register (CLKCON)	

Chapter 8 RESET and Power-Down

System Reset	8-1
Overview	8-1
Normal Mode Reset Operation	8-1
Hardware Reset Values	
Power-Down Modes	8-5
Stop Mode	8-5
Idle Mode	

Chapter 9 I/O Ports

Overview	
Port Data Registers	
Port 0	
Port 1	
Port 2	
Port 3	
Port 4	
Port 5	
Port 6	
Port 7	
Port 8	

Chapter 10 Basic Timer

Overview	
Basic Timer (BT)	
Basic Timer Control Register (BTCON)	
Basic Timer Function Description	

Chapter 11 8-bit Timer A/B/C(0/1)

8-Bit Timer A	11-1
Overview	11-1
Function Description	11-2
Timer A Control Register (TACON)	
Block Diagram	11-4
8-Bit Timer B.	11-5
Overview	11-5
Block Diagram	11-5
Timer B Control Register (TBCON)	11-6
Timer B Pulse Width Calculations	11-7
8-Bit Timer C (0/1)	11-11
Overview	11-11
Timer C(0/1) Control Register (TCCON0, TCCON1)	11-12
Block Diagram	11-13

Chapter 12 16-bit Timer 1(0/1)

Uverview	2-1
Function Description	2-2
Timer 1(0/1) Control Register (T1CON0, T1CON1) 12	2-3
	2-6

Chapter 13 Serial I/O Port

Overview	13-1
Programming Procedure1	13-1
SIO Control Register (SIOCON) 1	13-2
SIO Prescaler Register (SIOPS)1	13-3
Block Diagram	
Serial I/O Timing Diagrams1	

Chapter 14 UART(0/1)

Overview	14-1
Programming Procedure	14-1
Uart Control Register (UARTCON0, UARTCON1)	14-2
Uart Interrupt Pending Register (UARTPND)	14-3
Uart Data Register (UDATA0, UDATA1)	
Uart Baud Rate Data Register (BRDATA0, BRDATA1)	
Baud Rate Calculations	
Block Diagram	14-6
Uart Mode 0 Function Description	
Uart Mode 1 Function Description	14-8
Uart Mode 2 Function Description	
Uart Mode 3 Function Description	
Serial Communication for Multiprocessor Configurations	

Chapter 15 10-bit A/D Converter

Overview	.15-1
Function Description	
Conversion Timing	
A/D Converter Control Register (ADACON)	
Internal Reference Voltage Levels	.15-4
Conversion Timing	.15-4
Internal A/D Conversion Procedure	

Chapter 16 10-bit D/A Converter

Overview	
D/A Conversion Control Register (ADACON)	
D/A Conversion Data Register (DADATA)	
Block Diagram	

Chapter 17 Pattern Generation Module

verview17	′-1
Pattern Gneration Flow17	' -1

Chapter 18 Embedded FLASH Memory Interface

Overview	
FLASH Memory Control Registers	
Sector Erase	
Programming	
Data Protection	

Chapter 19 Electrical Data

Overview

Chapter 20 Mechanical Data

C	/erview	1-1
---	---------	-----

Chapter 21 Development Tools

Overview	
Shine	
SAMA Assembler	
SASM88	
HEX2ROM	
Target Boards	
TB84BB Target Board	
IDLE LED	
STOP LED	

List of Figures

Figure Number

1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10	S3C84BB/F84BB Block Diagram S3C84BB/F84BB Pin Assignment (80-QFP) S3C84BB/F84BB Pin Assignment (80-TQFP) Pin Circuit Type B (RESETB) Pin Circuit Type C Pin Circuit Type D (P0, P1, P2 except P2.3, P3, P8 except P8.4, P8.5) Pin Circuit Type D-1 (P4, P8.4, P8,5) Pin Circuit Type D-2 (P2.3). Pin Circuit Type E (ADC0-ADC7) Pin Circuit Type F (P6)	1-4 1-5 1-9 1-9 1-10 1-10 1-11 1-11
1-11	Pin Circuit Type G (P5.7-P5.4)	
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15	Program Memory Address Space Internal Register File Organization Register Page Pointer (PP) Set 1, Set 2, Prime Area Register 8-Byte Working Register Areas (Slices) Contiguous 16-Byte Working Register Block Non-Contiguous 16-Byte Working Register Block Non-Contiguous 16-Byte Working Register Block 16-Bit Register Pair Register File Addressing Common Working Register Area 4-Bit Working Register Addressing 4-Bit Working Register Addressing Example 8-Bit Working Register Addressing 8-Bit Working Register Addressing Example 8-Bit Working Register Addressing Example Stack Operations	2-4 2-5 2-7 2-8 2-10 2-11 2-12 2-13 2-15 2-15 2-16 2-17
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-14	Register Addressing	3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13

List of Figures (Continued)

Title Figure Page Number Number 4-1 5-1 5-2 5-3 5-4 5-5 5-65-7 5-8 5-9 6-1 7-1 7-2 7-3 9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9 9-10 9-11 Port 5 Low-Byte Control Register (P5CONL) 9-19 9-12 9-13 9-14 9-15 9-16

List of Figures (Continued)

Page Number	Title	Page Number
10-1 10-2	Basic Timer Control Register (BTCON) Basic Timer Block Diagram	
11-1 11-2 11-3 11-4 11-5 11-6 11-7 11-8	Timer A Control Register (TACON) Timer A Functional Block Diagram Timer B Functional Block Diagram Timer B Control Register (TBCON) Timer B Data Registers (TBDATAH, TBDATAL) Timer B Output Flip-Flop Waveforms in Repeat Mode Timer C(0/1) Control Register (TCCON0, TCCON1) Timer C(0/1) Functional Block Diagram	11-4 11-5 11-6 11-8 11-8 11-12
12-1 12-2 12-3	Timer 1(0/1) Control Register (T1CON0, T1CON1) Timer A and Timer 1(0/1) Pending Register (TINTPND) Timer 1(0/1) Functional Block Diagram	12-4 12-5
13-1 13-2 13-3 13-4 13-5 13-6	SIO Module Control Register (SIOCON) SIO Prescaler Register (SIOPS) SIO Functional Block Diagram SIO Timing in Transmit/Receive Mode (Tx at falling edge, SIOCON.4=0) SIO Timing in Transmit/Receive Mode (Tx at rising edge, SIOCON.4=1) SIO Timing in Receive-Only Mode (Rising edge start)	13-3 13-3 13-4 13-4
14-1 14-2 14-3 14-4 14-5 14-6 14-7 14-8 14-9 14-10	UART Control Register (UARTCON0, UARTCON1) UART Interrupt Pending Register (UARTPND) UART Data Register (UDATA0, UDATA1) UART Baud Rate Data Register (BRDATA0, BRDATA1) UART Functional Block Diagram Timing Diagram for UART Mode 0 Operation Timing Diagram for UART Mode 1 Operation Timing Diagram for UART Mode 2 Operation Timing Diagram for UART Mode 3 Operation Timing Diagram for UART Mode 3 Operation	14-3 14-4 14-6 14-7 14-8 14-9 14-10
15-1 15-2 15-3 15-4 15-5	A/D Converter Control Register (ADACON) A/D Converter Data Register (ADDATAH, ADDATAL) A/D Converter Circuit Diagram A/D Converter Timing Diagram Recommended A/D Converter Circuit Highest Absolute Accuracy	15-3 15-3 15-4
16-1 16-2 16-3	D/A Converter Control Register (ADACON) D/A Converter Data Register (DADATA) D/A Converter Circuit Diagram	16-2

List of Figures (Concluded)

Page Number	Title	Page Number
17-1 17-2 17-3	Pattern Generation Flow PG Control Register (PGCON) Pattern Generation Circuit Diagram	17-2
18-1 18-2 18-3 18-4 18-5	Flash Memory Control Register (FMCON) Flash Memory User Programming Enable Register (FMUSR) Sectors in User Program Mode Sectors Erase Wave Form Program Wave Form	18-3 18-3 18-5 18-6
19-1 19-2 19-3 19-4 19-5 19-6	Input Timing for External Interrupts (Ports 4, Port 8.5, Port 8.6) Input Timing for RESET Stop Mode Release Timing Initiated by RESET Stop Mode Release Timing Initiated by Interrupts Clock Timing Measurement at X _{IN} Operating Voltage Range	19-5 19-5 19-6 19-7 19-11
20-1 20-2	S3C84BB/F84BB 80-QFP Standard Package Dimensions(in Millimeters) S3C84BB/F84BB 80-TQFP Standard Package Dimensions(in Millimeters)	
21-1 21-2 21-3 21-4	SMDS Product Configuration (SMDS2+) TB84BB Target Board Configuration 40-Pin Connectors for TB84BB (S3C84BB, 80-QFP Package) TB84BB Cable for 80-QFP Adapter	21-3 21-6

List of Tables

Table Title Page Number Number S3C84BB/F84BB Pin Descriptions (80-QFP)1-6 1-1 2-1 S3C84BB/F84BB Register Type Summary......2-3 4-1 4-2 Set 1, Bank 1 Registers......4-3 4-3 5-1 5-2 5-3 6-1 Instruction Group Summary......6-2 6-2 6-3 6-4 6-5 6-6 8-1 S3F84BB Set 1 Register Values after RESET8-2 8-2 S3F84BB Set 1, Bank 0 Register Values after RESET......8-3 8-3 S3F84BB Set 1, Bank 1 Register Values after RESET......8-4 9-1 S3C84BB/F84BB Port Configuration Overview9-1 9-2 Port Data Register Summary......9-2 Commonly Used Baud Rates Generated by BRDATA0, BRDATA1......14-5 14-1 16-1

List of Tables (Continued)

Table Number	Title	Page Number
18-1	Command in User Program Mode	18-2
19-1	Absolute Maximum Ratings	19-2
19-2	D.C. Electrical Characteristics	19-2
19-3	A.C. Electrical Characteristics	19-5
19-4	Input/Output Capacitance	19-6
19-5	Data Retention Supply Voltage in Stop Mode	19-6
19-6	A/D Converter Electrical Characteristics	
19-7	D/A Converter Electrical Characteristics	
19-8	Flash Memory D.C. Electrical Characteristics	
19-9	Flash Memory A.C. Electrical Characteristics	
19-10	Main Oscillator Frequency (f _{OSC1})	
19-11	Main Oscillator Clock Stabilization Time (t _{ST1})	19-10
21-1	Power Selection Settings for TB84BB	
21-2	Using Single Header Pins as the Input Path for External Trigger Sources	21-5

List of Programming Tips

Description		Page Number
Chapter 2:	Address Spaces	
Setting the F Using the RF Addressing t	age Pointer for RAM clear (Page 0, Page 1) Register Pointers Ps to Calculate the Sum of a Series of Registers he Common Working Register Area ack Operations Using PUSH and POP	2-9 2-10 2-14
Chapter 11:	8-bit Timer A/B/C(0/1)	
To Generate Using the Tir Using the Tir	38 kHz, 1/3Duty Signal Through P2.4 a One Pulse Signal Through P2.4 mer A mer B mer C(0/1)	11-10 11-14 11-15
Chapter 12:	16-bit Timer 1(0/1)	
Using the Tir	mer 1(0)	12-7
Chapter 13:	Serial I/O Port	
Use Internal	Clock to Transmit and Receive Serial Data	13-5
Chapter 15:	10-Bit A/D Converter	
Configuring A	A/D Converter	15-6
Chapter 17:	Pattern Generation Module	
Using the Pa	ttern Generation	
Chapter 18:	Embedded FLASH Memory Interface	

Sector Erase	.18-7
Programming	.18-10
Option Sector Programming(Hard Lock Protection in User Program Mode)	

List of Register Descriptions

Register Identifier	Full Register Name	Page Number
ADACON	A/D, D/A Converter Control Register	4-5
BRDATA0	UART0 Baud Rate Data Register	4-6
BRDATA1	UART1 Baud Rate Data Register	4-7
BTCON	Basic Timer Control Register	4-8
CLKCON	System Clock Control Register	4-9
FLAGS	System Flags Register	4-10
FMCON	Flash Memory Control Register	4-11
IMR	Interrupt Mask Register	4-12
IPH	Instruction Pointer (High Byte)	4-13
IPL	Instruction Pointer (Low Byte)	4-13
IPR	Interrupt Priority Register	4-14
IRQ	Interrupt Request Register	4-15
POCON	Port 0 Control Register	4-16
P1CON	Port 1 Control Register	4-17
P2CONH	Port 2 Control Register (High Byte)	4-18
P2CONL	Port 2 Control Register (Low Byte)	4-19
P3CONH	Port 3 Control Register (High Byte)	4-20
P3CONL	Port 3 Control Register (Low Byte)	4-21
P4CONH	Port 4 Control Register (High Byte)	4-22
P4CONL	Port 4 Control Register (Low Byte)	4-23
P4INT	Port 4 Interrupt Control Register	4-24
P4INTPND	Port 4 Interrupt Pending Register	4-25
P5CONH	Port 5 Control Register (High Byte)	4-26
P5CONL	Port 5 Control Register (Low Byte)	4-27
P7CON	Port 7 Control Register	4-28
P8CONH	Port 8 Control Register (High Byte)	4-29
P8CONL	Port 8 Control Register (Low Byte)	4-30
P8INTPND	Port 8 Interrupt Pending Register	4-31
PGCON	Pattern Generation Control Register	4-32

List of Register Descriptions (Continued)

Register Identifier	Full Register Name	Page Number
PP	Register Page Pointer	4-33
RP0	Register Pointer 0	4-34
RP1	Register Pointer 1	4-34
SIOCON	SIO Control Register	4-35
SIOPS	SIO Prescaler Register	4-36
SPH	Stack Pointer (High Byte)	4-37
SPL	Stack Pointer (Low Byte)	4-37
SYM	System Mode Register	4-38
T1CON0	Timer 1(0) Control Register	4-39
T1CON1	Timer 1(1) Control Register	4-40
TACON	Timer A Control Register	4-41
TBCON	Timer B Control Register	4-42
TCCON0	Timer C(0) Control Register	4-43
TCCON1	Timer C(1) Control Register	4-44
TINTPND	Timer A,1 Interrupt Pending Register	4-45
UARTCON0	UART0 Control Register	4-46
UARTCON1	UART1 Control Register	4-47
UARTPND	UART1(0) Pending Register	4-48

List of Instruction Descriptions

Instruction Mnemonic	Full Register Name	Page Number
ADC	Add with Carry	6-14
ADD	Add	6-15
AND	Logical AND	6-16
BAND	Bit AND	6-17
BCP	Bit Compare	6-18
BITC	Bit Complement	6-19
BITR	Bit Reset	6-20
BITS	Bit Set	6-21
BOR	Bit OR	6-22
BTJRF	Bit Test, Jump Relative on False	6-23
BTJRT	Bit Test, Jump Relative on True	6-24
BXOR	Bit XOR	6-25
CALL	Call Procedure	6-26
CCF	Complement Carry Flag	6-27
CLR	Clear	6-28
COM	Complement	6-29
CP	Compare	6-30
CPIJE	Compare, Increment, and Jump on Equal	6-31
CPIJNE	Compare, Increment, and Jump on Non-Equal	6-32
DA	Decimal Adjust	6-33
DEC	Decrement	6-35
DECW	Decrement Word	6-36
DI	Disable Interrupts	6-37
DIV	Divide (Unsigned)	6-38
DJNZ	Decrement and Jump if Non-Zero	6-39
El	Enable Interrupts	6-40
ENTER	Enter	6-41
EXIT	Exit	6-42
IDLE	Idle Operation	6-43
INC	Increment	6-44
INCW	Increment Word	6-45
IRET	Interrupt Return	6-46
JP	Jump	6-47
JR	Jump Relative	
LD	Load	
LDB	Load Bit	6-51

List of Instruction Descriptions (Continued)

Instruction Mnemonic

Full Register Name

LDC/LDE	Load Memory	6-52
LDCD/LDED	Load Memory and Decrement	6-54
LDCI/LDEI	Load Memory and Increment	6-55
LDCPD/LDEPD	Load Memory with Pre-Decrement	6-56
LDCPI/LDEPI	Load Memory with Pre-Increment	6-57
LDW	Load Word	6-58
MULT	Multiply (Unsigned)	6-59
NEXT	Next	6-60
NOP	No Operation	6-61
OR	Logical OR	6-62
POP	Pop from Stack	6-63
POPUD	Pop User Stack (Decrementing)	6-64
POPUI	Pop User Stack (Incrementing)	6-65
PUSH	Push to Stack	6-66
PUSHUD	Push User Stack (Decrementing)	6-67
PUSHUI	Push User Stack (Incrementing)	6-68
RCF	Reset Carry Flag	6-69
RET	Return	6-70
RL	Rotate Left	6-71
RLC	Rotate Left through Carry	6-72
RR	Rotate Right	6-73
RRC	Rotate Right through Carry	6-74
SB0	Select Bank 0	6-75
SB1	Select Bank 1	6-76
SBC	Subtract with Carry	6-77
SCF	Set Carry Flag	6-78
SRA	Shift Right Arithmetic	6-79
SRP/SRP0/SRP1	Set Register Pointer	6-80
STOP	Stop Operation	6-81
SUB	Subtract	6-82
SWAP	Swap Nibbles	6-83
ТСМ	Test Complement under Mask	6-84
ТМ	Test under Mask	6-85
WFI	Wait for Interrupt	6-86
XOR	Logical Exclusive OR	6-87

PRODUCT OVERVIEW

S3C8-SERIES MICROCONTROLLERS

Samsung's S3C8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. The major CPU features are:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode released by interrupt or reset
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

S3C84BB/F84BB MICROCONTROLLER

The S3C84BB/F84BB single-chip CMOS microcontrollers are fabricated using the highly advanced CMOS process, based on Samsung's latest CPU architecture.

The S3C84BB is a microcontroller with a 64K-byte mask-programmable ROM embedded.

The S3F84BB is a microcontroller with a 64K-byte Full-Flash ROM embedded.

Using a proven modular design approach, Samsung engineers have successfully developed the S3C84BB/F84BB by integrating the following peripheral modules with the powerful SAM8 core:

- Nine programmable I/O ports, including eight 8-bit ports and one 6-bit ports, for a total of 70 pins.
- Ten bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
- Four 8-bit timer/counter and two 16-bit timer/counter with selectable operating modes.
- Tow asynchronous UART
- One synchronous SIO
- One 8-bit D/A converter
- 8-channel A/D converter

The S3C84BB/F84BB is versatile microcontroller for CD-ROM and ADC application, etc. They are currently available in 80-pin QFP and 80-pin TQFP package.



FEATURES

CPU

• SAM88RC CPU core

Memory

- 2064-bytes internal register file
- 64K-bytes internal program memory
 S3C84BB: Mask ROM
 - S3F84BB: Flash type memory

Oscillation Sources

- Crystal, Ceramic
- CPU clock divider (1/1, 1/2, 1/8, 1/16)

Instruction Set

- 78 instructions
- IDLE and STOP instructions added for powerdown modes

Instruction Execution Time

400 ns at 10-MHz f_{OSC} (minimum)

Interrupts

- 24 interrupt sources with 24 vector.
- 8 level, 24 vector interrupt structure

I/O Ports

Total 70 bit-programmable pins

Timers and Timer/Counters

- One programmable 8-bit basic timer (**BT**) for oscillation stabilization control or watchdog-timer function.
- One 8-bit timer/counter (Timer A) with three operating modes; Interval mode, capture mode and PWM mode.
- One 8-bit timer/counter (**Timer B**) Carrier frequency (or PWM) generator.
- Two 8-bit timer with PWM mode (Timer C0,C1)
- Two 16-bit capture timer/counter (**Timer 10,11**) with two operating modes; Interval mode, Capture mode for pulse period or duty.

A/D Converter

- 10-bit resolution
- Eight analog input channels
- 20us conversion speed at 10MHz f_{ADC} clock.

D/A Converter

- 8-bit D/A Converter
- R/2R Resistor method
- One D/A output (DAOUT)

Asynchronous UART

- Full duplex 2 channels UARTs
- Programmable baud rate
- Supports serial data transmit/receive operations with 8-bit, 9-bit in UART

Synchronous SIO

- Programmable baud rate
- One synchronous serial I/O module

Pattern Generation Module

• Pattern generation module triggered by timer match signal and S/W.

Operating Temperature Range

• -25°C to + 85°C

Operating Voltage Range

2.7 V to 5.5 V at 10MHz f_{OSC}

Package Type

• 80 pin QFP, 80 pin TQFP



BLOCK DIAGRAM




Figure 1-1. S3C84BB/F84BB Block Diagram



PIN ASSIGNMENT




Figure 1-2. S3C84BB/F84BB Pin Assignment (80-QFP)



PIN ASSIGNMENT




Figure 1-3. S3C84BB/F84BB Pin Assignment (80-TQFP)



PIN DESCRIPTIONS

Pin Name	Pin Type	Pin Description	Circuit Type	Pin Number	Share Pins
P0.0 - P0.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P0.0-P0.7 can be used as the PG output port (PG0-PG7).	D	80-73	PG0-PG7
P1.0 - P1.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up.	D	72-65	
P2.0 - P2.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P2.0~P2.7 can be used as I/O for TIMERA, TIMERB, D/A, SIO	D,D-2	8-1	SO SI SCK DAOUT TBPWM TACK TACAP TAOUT
P3.0 - P3.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P3.0~P3.7 can be used as I/O for TIMERC0/C1, TIMER10/11	D	30–23	T1CK0 T1CK1 T1CAP0 T1CAP1 T1OUT0 T1OUT1 TCOUT0 TCOUT1

Table 1-1. S3C84BB/F84BB Pin Descriptions (80-QFP)



Pin Name	Pin Type	Pin Description	Circuit Type	Pin Number	Share Pins
P4.0 - P4.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. P4.0-P4.7 can alternately be used as inputs for external interrupts INT0-INT7, respectively (with noise filters and interrupt controller)	D-1	38-31	INTO- INT7
P5.0 - P5.7	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P5.0~P5.3 can be used as I/O for serial por, UART0, UART1, respectively.	G	22-17,11-9	TxD1 RxD1 TxD0 RxD0
P6.0 - P6.7	0	N-channel, open-drain output only port.	F	58–54,51-49	
P7.0 - P7.7	I	General-purpose digital input ports. Alternatively used as analog input pins for A/D converter modules.	E	48-45,42-39	ADC0- ADC7
P8.0 - P8.5	I/O	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. P8.4, P8.5 can alternately be used as inputs for external interrupts INT8, INT9, respectively (with noise filters and interrupt controller)	D,D-1	64-59	INT8,INT9

Pin Name	Pin Type	Pin Description	Circuit Type	Pin Number	Share Pins
AD0 - AD7	I	Analog input pins for A/D converter module. Alternatively used as general-purpose digital input port 7.	E	48–45 42–39	P7.0–P7.7
AVREF, AVSS	-	A/D converter reference voltage and ground	-	43, 44	-
RxD0, RxD1	I/O	Serial data RxD pin for receive input and transmit output (mode 0)	D	18, 21	P5.3, P5.1
TxD0, TxD1	0	Serial data TxD pin for transmit output and shift clock input (mode 0)	D	20, 22	P5.2, P5.0
TACK	I	External clock input pins for timer A	D	3	P2.5
TACAP	l	Capture input pins for timer A	D	2	P2.6
TAOUT	0	Pulse width modulation output pins for timer A	D	1	P2.7
TBPWM	0	Carrier frequency output pins for timer B	D	4	P2.4
TCOUT0 TCOUT1	0	Timer C 8-bit PWM mode output or counter match toggle output pins	D	24,23	P3.6,P3.7
T1CK0 T1CK1	I	External clock input pins for timer 1	D	39,30	P3.0,P3.1
T1CAP0 T1CAP1	I	Capture input pins for timer 1	D	28,27	P3.2,P3.3
T1OUT0 T1OUT1	0	Timer 1 16-bit PWM mode output or counter match toggle output pins	D	26,25	P3.4,P3.5
SI,SO,SCK	I/O	Synchronous SIO pins	D	7,8,9	P2.1,P2.0, P2.2
RESETB	l	System reset pin (pull-up resistor: 240 k Ω)	В	19	-
TEST		Pull – down register connected internally	-	16	-
VDD1, VDD2, VSS1, VSS2	-	Power input pins	_	12,53, 13,52	-
XIN, XOUT	-	Main oscillator pins	-	15,14	-

PIN CIRCUITS




Figure 1-4. Pin Circuit Type B (RESETB)




Figure 1-5. Pin Circuit Type C






Figure 1-6. Pin Circuit Type D (P0, P1, P2 except P2.3, P3, P8 except P8.4, P8.5)




Figure 1-7. Pin Circuit Type D-1 (P4, P8.4, P8.5)










Figure 1-8. Pin Circuit Type D-2 (P2.3)














Figure 1-11. Pin Circuit Type G (P5.7-P5.4)



2 ADDRESS SPACES

OVERVIEW

The S3C84BB/F84BB microcontroller has two types of address space:

- Internal program memory (ROM)
- Internal register file (RAM)

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3C84BB/F84BB has an internal 64-Kbyte mask-programmable ROM/FLASH ROM and 2064-byte RAM.



PROGRAM MEMORY (ROM)

Program memory (ROM) stores program codes or table data. The S3C84BB has 64-Kbytes of internal mask programmable program memory. The program memory address range is therefore 0H–FFFH (see Figure 2-1).

The first 256 bytes of the ROM (0H-0FFH) are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store a program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which a program execution starts after a reset is 0100H.




Figure 2-1. Program Memory Address Space



REGISTER ARCHITECTURE

In the S3C84BB/F84BB implementation, the upper 64-byte area of register files is expanded two 64-byte areas, called *set 1* and *set 2*. The upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area. In addition, set 2 is logically expanded 8 separately addressable register pages, page 0–page 7.

In case of S3C84BB/F84BB the total number of addressable 8-bit registers is 2,144. Of these 2,144 registers, 16 bytes are for CPU and system control registers, 64 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 2,048 registers are for general-purpose use.

You can always address set 1 register locations, regardless of which of the 8 register pages is currently selected. Set 1 locations, however, can only be addressed using direct addressing modes.

The extension of register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2–1.

Register Type	Number of Bytes
General-purpose registers (including 16-byte common working register area, the 192-byte prime register area, and the 64-byte set 2 area)	2,064
CPU and system control registers	16
Mapped clock, peripheral, I/O control, and data registers	64
Total Addressable Bytes	2,144

Table 2-1. S3C84BB/F84BB Register Type Summary






Figure 2-2. Internal Register File Organization



REGISTER PAGE POINTER (PP)

The S3C8-series architecture supports the logical expansion of the physical 2,064-byte internal register file (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer (PP, DFH). In the S3C84BB/F84BB microcontroller, a paged register file expansion is implemented for data registers, and the register page pointer must be changed to address other pages.

After a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and destination page for register addressing.




Figure 2-3. Register Page Pointer (PP)

PROGRAMMING TIP — Using the Page Pointer for RAM clear (Page 0, Page 1)

	LD SRP	PP,#00H #0C0H	;	Destination \leftarrow 0, Source \leftarrow 0
RAMCL0	LD CLR DJNZ	R0,#0FFH @R0 R0,RAMCL0	;	Page 0 RAM clear starts
	CLR	@R0	;	R0 = 00H
RAMCL1	LD LD CLR DJNZ	PP,#10H R0,#0FFH @R0 R0,RAMCL1	, ,	Destination \leftarrow 1, Source \leftarrow 0 Page 1 RAM clear starts
	CLR	@R0	;	R0 = 00H

NOTE: You should refer to page 6-39 and use DJNZ instruction properly when DJNZ instruction is used in your program.



REGISTER SET 1

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

The upper 32-byte area of this 64-byte space (E0H–FFH) is expanded two 32-byte register banks, *bank 0* and *bank 1*. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32-byte areas (bank 0 and bank 1) of set 1 (E0H–FFH) contains 64 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (D0H–DFH) and a 16-byte common working register area (C0H–CFH). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 locations are directly accessible at all times using Register addressing mode. The 16-byte working register area can only be accessed using working register addressing (For more information about working register addressing, please refer to Chapter 3, "Addressing Modes.")

REGISTER SET 2

The same 64-byte physical space that is used for set 1 locations C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. For the S3C84BB/F84BB, the set 2 address range (C0H–FFH) is accessible on pages 0-7.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. You can use only Register addressing mode to access set 1 locations. In order to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



PRIME REGISTER SPACE

The lower 192 bytes (00H–BFH) of the S3C84BB/F84BB's eight 256-byte register pages is called *prime register area.* Prime registers can be accessed using any of the seven addressing modes (see Chapter 3, "Addressing Modes.")

The prime register area on page 0 is immediately addressable following a reset. In order to address prime registers on pages 0, or 1 you must set the register page pointer (PP) to the appropriate source and destination values.




Figure 2-4. Set 1, Set 2, Prime Area Register



WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as one that consists of 32 8-byte register groups or "slices." Each slice comprises of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register *slice* is 8 bytes (eight 8-bit working registers, R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers, R0–R15)

All the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file other than set 2. The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).




Figure 2-5. 8-Byte Working Register Areas (Slices)



USING THE REGISTER POINTERS

After a reset, RP# point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction. (see Figures 2-6 and 2-7).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You can not, however, use the register pointers to select a working register space in set 2, C0H–FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, it is recommended that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2-6).

Because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements.

^{CSP}PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	;	RP0 ← 70H, RP1 ← 78H
SRP1	#48H	;	RP0 \leftarrow no change, RP1 \leftarrow 48H,
SRP0	#0A0H	;	$RP0 \leftarrow A0H, RP1 \leftarrow no change$
CLR	RP0	;	RP0 \leftarrow 00H, RP1 \leftarrow no change
LD	RP1,#0F8H	;	$RP0 \leftarrow no change, RP1 \leftarrow 0F8H$




Figure 2-6. Contiguous 16-Byte Working Register Block






Figure 2-7. Non-Contiguous 16-Byte Working Register Block

CPROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers

Calculate the sum of registers 80H–85H using the register pointer. The register addresses from 80H through 85H contain the values 10H, 11H, 12H, 13H, 14H, and 15H, respectively:

SRP0	#80H	; RP0 ← 80H
ADD	R0,R1	; R0 ← R0 + R1
ADC	R0,R2	; R0 \leftarrow R0 + R2 + C
ADC	R0,R3	; R0 \leftarrow R0 + R3 + C
ADC	R0,R4	; R0 \leftarrow R0 + R4 + C
ADC	R0,R5	; R0 \leftarrow R0 + R5 + C

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H ← (80H) + (81H)
ADC	80H,82H	; 80H \leftarrow (80H) + (82H) + C
ADC	80H,83H	; 80H ← (80H) + (83H) + C
ADC	80H,84H	; 80H ← (80H) + (84H) + C
ADC	80H,85H	; 80H ← (80H) + (85H) + C

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.



REGISTER ADDRESSING

The S3C8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access any location in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+1) odd-numbered register.

Working register addressing differs from Register addressing as it uses a register pointer to identify a specific 8-byte working register space in the internal register file and a specific 8-bit register within that space.




Figure 2-8. 16-Bit Register Pair






Figure 2-9. Register File Addressing



COMMON WORKING REGISTER AREA (C0H-CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H–CFH, as the active 16-byte working register block:

 $RP0 \rightarrow C0H-C7H$

 $\mathsf{RP1} \ \rightarrow \ \mathsf{C8H-CFH}$

This 16-byte address range is called *common area*. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.




Figure 2-10. Common Working Register Area



PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples 1:	LD	0C2H,40H	;	Invalid addressing mode!
	Use work	ing register addressing inst	ead	d:
	SRP LD	#0C0H R2,40H	;	R2 (C2H) \leftarrow the value in location 40H
Examples 2:	ADD	0C3H,#45H	;	Invalid addressing mode!
	d:			
	SRP ADD	#0C0H R3,#45H	;	R3 (C3H) ← R3 + 45H

4-BIT WORKING REGISTER ADDRESSING

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1).
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2-11, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2-12 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).






Figure 2-11. 4-Bit Working Register Addressing




Figure 2-12. 4-Bit Working Register Addressing Example



8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value "1100B." This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2-13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing. Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address, the three low-order bits of the complete address are provided by the original instruction.

Figure 2-14 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 3 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (101011B).




Figure 2-13. 8-Bit Working Register Addressing






Figure 2-14. 8-Bit Working Register Addressing Example



SYSTEM AND USER STACK

The S3C8-series microcontrollers use the system stack for data storage, subroutine calls and returns. The PUSH and POP instructions are used to control system stack operations. The S3C84BB/F84BB architecture supports stack operations in the internal register file.

Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS registers are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one *after* a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-15.




Figure 2-15. Stack Operations

User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

Stack Pointers (SPL, SPH)

Register locations D8H and D9H contain the 16-bit stack pointer (SP) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH register (D8H), and the least significant byte, SP7–SP0, is stored in the SPL register (D9H). After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C84BB/F84BB, the SPL must be initialized to an 8bit value in the range 00H–FFH. The SPH register is not needed and can be used as a general-purpose register, if necessary.

When the SPL register contains the only stack pointer value (that is, when it points to a system stack in the register file), you can use the SPH register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL register during normal stack operations, the value in the SPL register will overflow (or underflow) to the SPH register, overwriting any other data that is currently stored there. To avoid overwriting data in the SPH register, you can initialize the SPL value to "FFH" instead of "00H".



CFPROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	 SPL ← FFH (Normally, the SPL is set to 0FFH by the initialization routine)
•		
PUSH PUSH PUSH PUSH •	PP RP0 RP1 R3	 ; Stack address 0FEH ← PP ; Stack address 0FDH ← RP0 ; Stack address 0FCH ← RP1 ; Stack address 0FBH ← R3
POP POP POP POP	R3 RP1 RP0 PP	; R3 \leftarrow Stack address 0FBH ; RP1 \leftarrow Stack address 0FCH ; RP0 \leftarrow Stack address 0FDH ; PP \leftarrow Stack address 0FEH



NOTES



3 ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RC instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3C8-series instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction. The seven addressing modes and their symbols are:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



REGISTER ADDRESSING MODE (R)

In Register addressing mode (R), the operand value is the content of a specified register or register pair (see Figure 3-1).

Working register addressing differs from Register addressing in that it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).





Figure 3-1. Register Addressing







INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Please note, however, that you cannot access locations C0H–FFH in set 1 using the Indirect Register addressing mode.





Figure 3-3. Indirect Register Addressing to Register File






INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-4. Indirect Register Addressing to Program Memory






INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-5. Indirect Working Register Addressing to Register File





INDIRECT REGISTER ADDRESSING MODE (Concluded)

Figure 3-6. Indirect Working Register Addressing to Program or Data Memory



INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory. Please note, however, that you cannot access locations C0H–FFH in set 1 using indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This applies to external memory accesses only (see Figure 3-8.)

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to that base address (see Figure 3-9).

The only instruction that supports indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support indexed addressing mode for internal program memory and for external data memory, when implemented.




Figure 3-7. Indexed Addressing to Register File



INDEXED ADDRESSING MODE (Continued)




Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset



INDEXED ADDRESSING MODE (Continued)




Figure 3-9. Indexed Addressing to Program or Data Memory



DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




Figure 3-10. Direct Addressing for Load Instructions



DIRECT ADDRESS MODE (Continued)




Figure 3-11. Direct Addressing for Call and Jump Instructions



INDIRECT ADDRESS MODE (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.




Figure 3-12. Indirect Addressing



RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a twos-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.





Figure 3-13. Relative Addressing



IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.







4 CONTROL REGISTERS

OVERVIEW

Control register descriptions are arranged in alphabetical order according to register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

The locations and read/write characteristics of all mapped registers in the S3C84BB/F84BB register file are listed in Table 4-1. The hardware reset value for each mapped register is described in Chapter 8, "RESET and Power-Down."

Register Name	Mnemonic	Decimal	Hex	R/W
Timer B control register	TBCON	208	D0H	R/W
Timer B data register (high byte)	TBDATAH	209	D1H	R/W
Timer B data register (low byte)	TBDATAL	210	D2H	R/W
Basic timer control register	BTCON	211	D3H	R/W
Clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 4-1. Set 1 Registers



Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 data register	P0	224	E0H	R/W
Port 1 data register	P1	225	E1H	R/W
Port 2 data register	P2	226	E2H	R/W
Port 3 data register	P3	227	E3H	R/W
Port 4 data register	P4	228	E4H	R/W
Port 5 data register	P5	229	E5H	R/W
Port 6 data register	P6	230	E6H	R/W
Port 7 data register	P7	231	E7H	R/W
Port 8 data register	P8	232	E8H	R/W
Timer A/1 interrupt pending register	TINTPND	233	E9H	R/W
Timer A control register	TACON	234	EAH	R/W
Timer A data register	TADATA	235	EBH	R/W
Timer A counter register	TACNT	236	ECH	R
Port 8 control register (high byte)	P8CONH	237	EDH	R/W
Port 8 control register (low byte)	P8CONL	238	EEH	R/W
Port 8 interrupt/pending register	P8INTPND	239	EFH	R/W
Port 0 control register	P0CON	240	F0H	R/W
Port 1 control register	P1CON	241	F1H	R/W
Port 2 control register (high byte)	P2CONH	242	F2H	R/W
Port 2 control register (low byte)	P2CONL	243	F3H	R/W
Port 3 control register (high byte)	P3CONH	244	F4H	R/W
Port 3 control register (low byte)	P3CONL	245	F5H	R/W
Port 4 control register (high byte)	P4CONH	246	F6H	R/W
Port 4 control register (low byte)	P4CONL	247	F7H	R/W
Port 5 control register (high byte)	P5CONH	248	F8H	R/W
Port 5 control register (low byte)	P5CONL	249	F9H	R/W
Port 4 interrupt control register	P4INT	250	FAH	R/W
Port 4 interrupt/pending register	P4INTPND	251	FBH	R/W
Lo	cation FCH is factory	use only		
Basic timer counter register	BTCNT	253	FDH	R
L	ocation FEH is not ma	apped.		
Interrupt priority register	IPR	255	FFH	R/W


Table 4-2. Set 1, Bank 0 Registers



Register Name	Mnemonic	Decimal	Hex	R/W
SIO data register	SIODATA	224	E0H	R/W
SIO Control register	SIOCON	225	E1H	R/W
UART0 data register	UDATA0	226	E2H	R/W
UART0 control register	UARTCON0	227	E3H	R/W
UART0 baud rate data register	BRDATA0	228	E4H	R/W
UART0,1 pending register	UARTPND	229	E5H	R/W
Timer 1(0) data register (high byte)	T1DATAH0	230	E6H	R/W
Timer 1(0) data register (low byte)	T1DATAL0	231	E7H	R/W
Timer 1(1) data register (high byte)	T1DATAH1	232	E8H	R/W
Timer 1(1) data register (low byte)	T1DATAL1	233	E9H	R/W
Timer 1(0) control register	T1CON0	234	EAH	R/W
Timer 1(1) control register	T1CON1	235	EBH	R/W
Timer 1(0) counter register (high byte)	T1CNTH0	236	ECH	R
Timer 1(0) counter register (low byte)	T1CNTL0	237	EDH	R
Timer 1(1) counter register (high byte)	T1CNTH1	238	EEH	R
Timer 1(1) counter register (low byte)	T1CNTL1	239	EFH	R
Timer C(0) data register	TCDATA0	240	F0H	R/W
Timer C(1) data register	TCDATA1	241	F1H	R/W
Timer C(0) control register	TCCON0	242	F2H	R/W
Timer C(1) control register	TCCON1	243	F3H	R/W
SIO prescaler control register	SIOPS	244	F4H	R/W
Port 7 control register	P7CON	245	F5H	R/W
D/A converter data register	DADATA	246	F6H	R/W
A/D, D/A converter control register	ADACON	247	F7H	R/W
A/D converter data register (high byte)	ADDATAH	248	F8H	R
A/D converter data register (low byte)	ADDATAL	249	F9H	R
UART1 data register	UDATA1	250	FAH	R/W
UART1 control register	UARTCON1	251	FBH	R/W
UART1 baud rate data register	BRDATA1	252	FCH	R/W
Flash memory control register	FMCON	253	FDH	R/W
Pattern generation control register	PGCON	254	FEH	R/W
Pattern generation data register	PGDATA	255	FFH	R/W

Table 4-3. Set 1, Bank 1 Registers









	/D, D/A	Cor	vert	ter Co	ontrol R	egister		F7H	Set 1	, Bank
it Identifier		7	-	6	.5	.4	.3	.2	.1	.0
ESET Value		0	(0	0	0	0	0	0	0
ead/Write	R	/W	R/	/W	R/W	R/W	R	R/W	R/W	R/W
ddressing Mode	Reg	ister a	addres	ssing m	node only	,				
	D/A	Start	Enat	ole Bit						
	0	Disa	ible oj	peratio	n					
	1	Star	t oper	ration						
54	A/D	Input	: Pin \$	Selecti	on Bits					
	0	0	0	ADCO)					
	0	0	1	ADC1						
	0	1	0	ADC2	2					
	0	1	1	ADC3	3					
	1	0	0	ADC4	Ļ					
	1	0	1	ADC5	5					
	1	1	0	ADC6	6					
	1	1	1	ADC7	7					
3	End	-of-C	onve	rsion E	Bit (Read	-only)				
	0	T				s in progress	5			
	1					s complete	-			
					-					
21	Clo	ck So	urce	Selecti	ion Bits					
	0	0	fxx/1	16						
	0	1	fxx/8	3						
	1	0	fxx/4	1						
	1	1	fxx							
)	A/D	Start	or Er	nable E	Bit					
	0 Disable operation									
	1	Star	t oper	ration						

BRDATA0-	UART0 Bau	Id Rate D	Data Reg	ister		E4H	I, Bank 1	
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Baud Rate	e Data for l	JART0 ^{(not}	^{e)} : fxx/(16	× (BRDATA	\ + 1))		

NOTE: Refer to UARTCON0 register.



BRDATA1-	UART1 Bau	Id Rate D	Data Reg	ister		FCH	Set 1	Set 1, Bank 1	
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register a	addressing	mode only						
.7–.0	Baud Rate	e Data for I	JART1 ^{(not}	^{e)} : fxx/(16	× (BRDAT/	A + 1))			

NOTE: Refer to UARTCON1 register.



BTCON — Bas	ic Time	er Co	ontrol Re	egister			D3H	D3H		
Bit Identifier	-	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W R/W R/W R/W						
Addressing Mode	Reg	Register addressing mode only								
.74	Wat	Watchdog Timer Function Disable Code (for System Reset)								
	1	0	1 0	Disable v	vatchdog tin	ner functior	า			
	Othe	ers		Enable w	atchdog tim	er function	l			
.32	Bas 0	ic Tir 0	ner Input (fxx/4096	Clock Sele	ction Bits					
	0	1	fxx/1024							
	1	0	fxx/128							
	1	1	fxx/16 (N	ot used)						
.1	Bas	ic Tir	ner Count	er Clear Bi	it (1)					
	0	No	effect							
		-								

.0

Clock Frequency Divider Clear Bit for Basic Timer ⁽²⁾

0	No effect
1	Clear both clock frequency dividers

NOTES:

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".
- 3. The fxx is selected clock for system (main OSC. or sub OSC.).



.2-.0

	CON — System Clock Control Register						D4H			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	0	0	0	0	0	0	0	0		
Read/Write	_	_	_	R/W	R/W	_	_	_		
Addressing Mode	Register	addressing	mode only	,						
.75	Not used	for the S30	C84BB/F84	BB (must k	eep always	0)				
.43	CPU Clo	ock (System	n Clock) Se	election Bi	ts ^(note)					
.43	CPU Clo 0 0	fxx/16	n Clock) Se	election Bi	ts ^(note)					
.43			n Clock) So	election Bi	ts ^(note)					
.43	0 0	fxx/16	n Clock) Se	election Bi	ts (note)					

NOTE: After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.

Not used for the S3C84BB/F84BB (must keep always 0)



FLAGS — Syste	em Flag	gs Regi	ster				D5H		Set 1				
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0				
RESET Value		x	х	х	x	х	х	0	0				
Read/Write	R/	/W F	R/W	R/W	R/W	R/W	R/W	R	R/W				
Addressing Mode	Reg	ister addro	essing	mode only									
.7	Carı	ry Flag (C)										
	0	Operatio	n doe	s not gener	ate a carry	or underflo	w condition						
	1 Operation generates a carry-out or underflow into high-order bit 7												
.6	Zero	Zero Flag (Z)											
	0	Operatio	n resu	ult is a non-z	zero value								
	1	Operatio	n resu	ılt is zero									
.5	Sigr	n Flag (S)											
	0	Operatio	n gen	erates a po	sitive numb	er (MSB =	"0")						
	1	Operatio	n gen	erates a ne	gative num	ber (MSB =	= "1")						
.4	Ove	Overflow Flag (V)											
	0 Operation result is $\leq +127$ or ≥ -128												
	1												
.3	Dec	imal Adju	ist Fla	ıg (D)									
	0	Add ope	ration	completed									
	1	Subtract	ion op	eration com	npleted								
.2	Half	-Carry Fla	ag (H)										
	0	No carry-	out of	bit 3 or no	underflow i	nto bit 3 by	addition or	subtractio	n				
	1	Addition g	genera	ated carry-o	ut of bit 3 c	or subtraction	on generate	d underflo	w into bit 3				
1	Fast	t Interrup	t Stati	us Flag (Fl	S)								
	0	Interrupt	returr	n (IRET) in p	orogress (w	/hen read)							
	1	Fast inte	rrupt s	service rout	ine in progr	ess (when	read)						
.0	Ban	k Addres	s Sele	ection Flag	(BA)								
	0	Bank 0 is											
	0	Dank Uk	3 30100	lieu									



FMCON - Flas	sh Memory	Control	Register			FDH	Set	1, Bank1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
Addressing Mode	Register a	ddressing	mode only					
.7	User Prog	gramming	Serial Dat	a Bit (FSD	AT)			
	0 FSD	A=Low (Lo	gic 0)					
	1 FSD	A=High (Lo	ogic 1)					
.62	Not used	or the S3C	84BB/F84	BB (must k	eep always	s 0)		
.1	User Prog	gramming	Mode Stat	us Bit (ful	l-flash flag	J)		
	0 Not-	user progra	amming mo	ode				
	1 User	programm	ning mode					
.0	User Prog	gramming	Serial Clo	ck Bit (FS	CLK)			
	0 FSC	LK=Low (L	ogic 0)					
	1 FSC	LK=High(L	ogic 1)					

IMR — Interrupt	Mask F	Regis	ter				DDH		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		х	х	х	х	х	х	x	х
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	ddressing	mode only	,				
.7	Inte	errupt l	_evel 7 (IR	Q7) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.6	Inte	errupt l	_evel 6 (IR	Q6) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.5	Inte	errupt l	_evel 5 (IR	Q5) Enab	le Bit				
	0	Disat	ole (mask)	i					
	1	Enab	le (un-mas	sk)					
.4	Inte	errupt l	_evel 4 (IR	Q4) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.3	Inte	errupt l	_evel 3 (IR	Q3) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.2	Inte	errupt l	_evel 2 (IR	Q2) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.1	Inte	errupt l	_evel 1 (IR	Q1) Enab	le Bit				
	0	Disat	ole (mask)						
	1	Enab	le (un-mas	sk)					
.0	Inte	errupt l	_evel 0 (IR	RQ0) Enab	le Bit				
.0	Inte 0	-	_evel 0 (IR ble (mask)		le Bit				

NOTE: When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.



IPH — Instruction	n Pointer (H	ligh Byte	?)			Set 1		
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	х	х	х	х	х	х	х	х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (High Byte))			
	•	dress (IP1	•	r value is th e lower byte		•		

IPL — Instruction	n Pointer (L	ow Byte)		Set 1			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	Х	х	х	х	х	х	х	Х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (Low Byte)				

Instruction Pointer Address (Low Byte)

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7-IP0). The upper byte of the IP address is located in the IPH . register (DAH).



PR — Interrupt F	Priority	Reg	ister			FFH	FFH Set 1, B			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	<u>.</u>	х	х	x	x	х	x	х	х	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister a	addressin	g mode only	,					
7, .4, and .1	Pric	ority C	ontrol B	its for Interi	rupt Group	s A, B, an	d C			
	0	0	0 Gr	oup priority (undefined					
	0	0	1 B	> C > A						
	0	1	0 A	> B > C						
	0	1	1 B	> A > C						
	1	0	0 C	> A > B						
	1	0	1 C	> B > A						
	1	1	0 A	> C > B						
	1	1	1 Gr	oup priority (undefined					
6	Inte	rrupt	Subarou	p C Priority	Control B	it				
-	0		6 > IRQ							
	1		7 > IRQ(
	L									
5	Inte	rrupt	Group C	Priority Co	ntrol Bit					
	0	IRQ	5 > (IRQ							
	1	1 (IRQ6, IRQ7) > IRQ5								
3	Interrupt Subgroup B Priority Control Bit									
	0	-	3 > IRQ4							
	1		4 > IRQ3							
	<u>I</u>									
2	Inte	rrupt	Group B	Priority Co	ntrol Bit					
	0	IRQ	2 > (IRQ	3, IRQ4)						
	1	(IRC	3, IRQ4)	> IRQ2						
0	Inte	rrupt	Group A	Priority Co	ntrol Bit					
	0 RQ0 > RQ1									
	1		1 > IRQ(



RQ — Interrupt I	Reque	st Re	gister				DCH		Set	
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	. <u> </u>	0	0	0	0	0	0	0	0	
Read/Write		R	R	R	R	R	R	R	R	
Addressing Mode	Register addressing mode only									
7	Lev	vel 7 (ll	RQ7) Requ	uest Pend	ing Bit					
	0	Not p	pending							
	1	Penc	ling							
6	Lev	vel 6 (II	RQ6) Requ	uest Pend	ing Bit					
	0	Not p	pending							
	1	Penc	ling							
5	Lev	vel 5 (II	RQ5) Requ	uest Pend	ing Bit					
	0	Not p	pending		-					
	1	Penc	ding							
	La			reet Dend	in a Dit					
4	Lev 0	-	R Q4) Requ bending	lest Pena	ING BIT					
	1	Penc								
		i one								
3	Lev	vel 3 (II	RQ3) Requ	uest Pend	ing Bit					
	0	Not p	pending							
	1	Penc	ding							
2	Lev	vel 2 (II	RQ2) Requ	uest Pend	ing Bit					
	0		pending							
	1	Penc	ling							
	• -									
1		-	RQ1) Requ	lest Pend	ing Bit					
	0	-	pending							
	1	Penc	aing							
0	Lev	vel 0 (II	RQ0) Requ	uest Pend	ing Bit					
	0	Not p	pending							
	1	Penc	lina							

POCON - Port	t 0 Con	trol	Register				F0H	Set 1	, Bank 0			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	R/W R/W R/W R/W				R/W	R/W	R/W				
Addressing Mode	Reg	ister a	addressing	mode only								
.76	P0.7/P0.6/P0.5/P0.4											
	0	0	0 Input mode									
	0	1	Input mode, pull-up									
	1	0	Push-pull output									
	1 1 Alternative function mode (PGOUT<7:4>)											
.5–.4	P0.3/P0.2											
	0	0	Input mode									
	0	1	Input mode, pull-up									
	1	0	Push-pull output									
	1	1	Alternative	e function n	node (PGC	UT<3:2>)						
.3–.2	P0. 1	I										
	0	0 Input mode										
	0	1	Input mod	e, pull-up								
	1	0	Push-pull	output								
	1	1	Alternative	e function n	node (PGC	UT<1>)						
.1–.0	P0.()										
	0	0	Input mod	е								
	0	1	Input mode, pull-up									
	1	0	Push-pull output									

Alternative function mode (PGOUT<0>)



1

P1CON – Port	1 Cont	trol I	Register				F1H	Set 1	, Bank 0		
Bit Identifier	-	.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only										
.7–.6	P1.7/P1.6										
	0	0	Input mod	е							
	0	1	Input mode	e, pull-up							
	1	1 x Push-pull output									
.5–.4		5/P1.4									
	0	0									
	0	1	Input mode	· ·							
	1	х	Push-pull output								
.3–.2	P1.3	3/P1.2	2								
	0	0	Input mod	е							
	0	1	Input mode	e, pull-up							
	1	х	Push-pull	output							
.1–.0	P1. 1	I/P1.0)								
	0	0	Input mod	e							
	0	1	Input mode	e, pull-up							
	1	х	Push-pull	output							



P2CONH – Po	ort 2 Co	ontro	ol Registe	er (High I	Byte)		F2H	Set 1	l, Bank		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only							
7–.6	P2.7	/TAC	UT								
	0	0 0 Input mode									
	0	0 1 Input mode, pull-up									
	1	1 0 Push-pull output									
	1 1 Alternative output mode(TAOUT)										
	P2.6/TACAP 0 0 0 1 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1										
3–.2	P2.5	5/ТАС	к								
	0	0	Input mod	le(TACK)							
	0	1	Input mod	le, pull-up(FACK)						
	1	0	Push-pull	output							
	1	1	Alternative	e output mo	ode(Not use	ed)					
1–.0	P2.4	l/ TBI	PWM								
	0	0	Input mode								
	0	1	Input mode, pull-up								

0	0	input mode
0	1	Input mode, pull-up
1	0	Push-pull output
1	1	Alternative output mode(TBPWM)



rt 2 Co	ontro	l Registe	er (Low B	syte)		F3H	Set 1, Bank 0			
-	7	.6	.5	.4	.3	.2	.1	.0		
	0	0	0	0	0	0	0	0		
R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reg	ister	addressing	mode only							
P2.3/DAOUT										
0 0 Input mode										
0 1 Input mode, pull-up										
1 0 Push-pull output										
1 1 Alternative output mode (DAOUT)										
P2.2	2/SCł	κ								
0	0	Input mod	e (SCK inp	out)						
0 1 Input mode, pull-up (SCK input)										
1 0 Push-pull output										
1 1 Alternative output mode (SCK output)										
D2 1	/61									
0	1		. ,	SI)						
1	0	-		,						
1	1			de(Not us	ed)					
				,	,					
P2.0)/SO									
0	0	Input mod	е							
0	1	Input mod	e, pull-up							
1	0	Push-pull output								
		Alternative output mode (SO)								
	Radia Reg P2.3 0 0 1 1 P2.2 0 0 1 1 0 0 1 1 0 1 1 0 1 <t< td=""><td>.7 0 R/W Register P2.3/DAC 0 0 0 1 1 0 1 1 P2.2/SCP 0 0 1 1 P2.1/SI 0 0 1 1 P2.1/SI 0 0 1 1 1 0 1 1 P2.0/SO 0 0 0 1 1</td><td>.7 .6 0 0 R/W R/W Register addressing P2.3/DAOUT 0 0 0 1 0 0 1 1 <</td><td>.7.6.5000R/WR/WR/WRegister addressing mode onlyP2.3/DAOUT00Input mode01Input mode, pull-up10Push-pull output11Alternative output mode11Alternative output mode01Input mode, pull-up11Alternative output mode00Input mode, pull-up11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode10Push-pull output11Alternative output mode10Push-pull output11Alternative output mode01Input mode, pull-up11Alternative output mode11Alternative output mode11Input mode, pull-up11Input mode00Input mode00Input mode01Input mode01Input mode01Input mode</td><td>0 0 0 0 0 R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.3/DAOUT 0 0 Input mode 0 0 1 Input mode, pull-up 1 1 0 Push-pull output 1 1 1 Alternative output mode (DAOU P2.2/SCK 0 0 Input mode, pull-up (SCK input) 0 1 Input mode, pull-up (SCK input) 1 0 Push-pull output 1 1 Alternative output mode (SCK of the cols) 0 0 Input mode(SI) 0 1 Input mode, pull-up(SI) 1 0 Push-pull output 1 1 Alternative output mode(Not us P2.0/SO 0 0 Input mode, pull-up 0 0 Input mode, pull-up</td><td>.7 .6 .5 .4 .3 0 0 0 0 0 R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.3/DAOUT 0 0 Input mode </td><td>.7 .6 .5 .4 .3 .2 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W Pegister addressing mode only P2.3/DAOUT O Input mode, pull-up Input mode, pull-up Input mode, pull-up 1 0 Push-pull output Input mode (DAOUT) Pegister addressing mode only P2.2/SCK O 0 Input mode, pull-up (SCK input) Input mode, pull-up (SCK input) 1 1 Alternative output mode (SCK output) Input mode, pull-up (SI) Input mode, pull-up (SI) 1 0 Input mode, pull-up (SI) Input mode, pull-up (SI) Input mode, pull-up (SI) 1 1 Alternative output mode (Not used) Input mode, pull-up (SI) Input mode, pull-up (SI)</td><td>.7 .6 .5 .4 .3 .2 .1 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.</td></t<>	.7 0 R/W Register P2.3/DAC 0 0 0 1 1 0 1 1 P2.2/SCP 0 0 1 1 P2.1/SI 0 0 1 1 P2.1/SI 0 0 1 1 1 0 1 1 P2.0/SO 0 0 0 1 1	.7 .6 0 0 R/W R/W Register addressing P2.3/DAOUT 0 0 0 1 0 0 1 1 <	.7.6.5000R/WR/WR/WRegister addressing mode onlyP2.3/DAOUT00Input mode01Input mode, pull-up10Push-pull output11Alternative output mode11Alternative output mode01Input mode, pull-up11Alternative output mode00Input mode, pull-up11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode11Alternative output mode10Push-pull output11Alternative output mode10Push-pull output11Alternative output mode01Input mode, pull-up11Alternative output mode11Alternative output mode11Input mode, pull-up11Input mode00Input mode00Input mode01Input mode01Input mode01Input mode	0 0 0 0 0 R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.3/DAOUT 0 0 Input mode 0 0 1 Input mode, pull-up 1 1 0 Push-pull output 1 1 1 Alternative output mode (DAOU P2.2/SCK 0 0 Input mode, pull-up (SCK input) 0 1 Input mode, pull-up (SCK input) 1 0 Push-pull output 1 1 Alternative output mode (SCK of the cols) 0 0 Input mode(SI) 0 1 Input mode, pull-up(SI) 1 0 Push-pull output 1 1 Alternative output mode(Not us P2.0/SO 0 0 Input mode, pull-up 0 0 Input mode, pull-up	.7 .6 .5 .4 .3 0 0 0 0 0 R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.3/DAOUT 0 0 Input mode	.7 .6 .5 .4 .3 .2 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W Pegister addressing mode only P2.3/DAOUT O Input mode, pull-up Input mode, pull-up Input mode, pull-up 1 0 Push-pull output Input mode (DAOUT) Pegister addressing mode only P2.2/SCK O 0 Input mode, pull-up (SCK input) Input mode, pull-up (SCK input) 1 1 Alternative output mode (SCK output) Input mode, pull-up (SI) Input mode, pull-up (SI) 1 0 Input mode, pull-up (SI) Input mode, pull-up (SI) Input mode, pull-up (SI) 1 1 Alternative output mode (Not used) Input mode, pull-up (SI) Input mode, pull-up (SI)	.7 .6 .5 .4 .3 .2 .1 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W Register addressing mode only P2.3/DAOUT P2.		

P3CONH – Po	ort 3 Co	ontro	ol Registe	er (High E	Byte)		F4H	Set 1	, Bank	
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	(C	0	0	0	0	0	0	0	
Read/Write	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	Register addressing mode only								
7–.6	P3.7	/тсс	OUT1							
	0	0 0 Input mode								
	0	0 1 Input mode, pull-up								
	1	1 0 Push-pull output								
	1 1 Alternative output mode(TCOUT1)									
	00Input mode01Input mode, pull-up10Push-pull output11Alternative output mode(TCOUT0)									
3–.2	P3.5	5/ T1C	DUT1							
	0	0	Input mod	е						
	0	1	Input mod	le, pull-up						
	1	0	Push-pull output							
	1	1	Alternative	e output mo	de(T1OUT	[1]				
1–.0	P3.4	// T1C	DUT0							
	0	0	Input mod	le						
	0	4								

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output
1	1	Alternative output mode(T1OUT0)



P3CONL – Po	rt 3 Co	ontro	l Registe	er (Low E	Byte)		F5H	Set 1	, Bank (
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only										
.76	P3.3/T1CAP1										
	0	0	Input mode (T1CAP1)								
	0	1	Input mod	le, pull-up	(T1CAP1)						
	1 x Push-pull output										
.54	P3.2/ T1CAP000Input mode (T1CAP0)01Input mode, pull-up (T1CAP0)1xPush-pull output										
.33	P3. 1	/T1C	K1								
	0	0	Input mod	de (T1CK1))						
	0	1	Input mod	le, pull-up	(T1CK1)						
	1	Х	Push-pull	output							
.10	P3.0/T1CK0										
	0	0	Input mod	le (T1CK0))						
	0	1	Input mode, pull-up (T1CK0)								
	1	x	x Push-pull output								



P4CONH – Po	ort 4 Co	ontro	ol Registe	er (High I	Byte)		F6H	Set 1	l, Bank		
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only							
7–.6	P4.7/INT7										
	0	0	Input mod	le; falling eo	dge interru	pt					
	0 1 Input mode; rising edge interrupt										
	1 0 Input mode, pull-up; falling edge interrupt										
	1 1 Push-pull output										
54	P4.6/ INT6 0 0 Input mode; falling edge interrupt 0 1 Input mode; rising edge interrupt 1 0 Input mode, pull-up; falling edge interrupt 1 1 Push-pull output										
3–.2	P4.5	5/ INT	5								
	0	0	Input mode; falling edge interrupt								
	0	1	Input mod	le; rising ed	lge interrup	ot					
	1	0	Input mod	le, pull-up; f	falling edge	e interrupt					
	1	1	Push-pull	output							
1–.0	P4.4	1/ INT	4								
	0	0	Input mod	le; falling eo	dge interru	pt					
	0	1	Input mod	le; rising ed	lge interrup	ot					
	1	1	1								

Input mode, pull-up; falling edge interrupt 1 0

Push-pull output

1



P4CONL – Po	ort 4 Co	ontro	l Registe	er (Low E	Byte)		F7H	Set 1	l, Bank		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister	addressing	mode only							
76	P4.3/INT3										
	0 0 Input mode; falling edge interrupt										
	0	0 1 Input mode; rising edge interrupt									
	1	1 0 Input mode, pull-up; falling edge interrupt									
	1 1 Push-pull output										
54	P4 2	2/INT:	2								
	0	0		e: falling e	dge interru	nt					
		0 1 Input mode; rising edge interrupt									
	1 0 Input mode, pull-up; falling edge interrupt										
	1	-	1 Push-pull output								
32	P4.1		1								
	0	0	Input mod	e; falling e	dge interru	pt					
	0	1	Input mod	e; rising e	dge interrup	ot					
	1	0	Input mod	e, pull-up;	falling edg	e interrupt					
	1	1	Push-pull	output							
10	P4.0)/INT	0								
	0	0	Input mod	e; falling e	dge interru	pt					
	0	1	Input mod	e; rising e	dge interrup	ot					
	1	0	Input mod	e, pull-up;	falling edge	e interrupt					
	1	1	Push-pull	output							



P4INT — Port 4	Interru	pt Cont	rol R	egister			FAH	Set 1, Bank (
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	(C	0	0	0	0	0	0	0	
Read/Write	R/	ΎW F	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only									
.7	P4.7	'External	Inter	rupt (INT7)	Enable Bi	t				
	0	Disable i	interru	pt						
	1	Enable i	nterrup	ot						
.6	P4.6	External	Inter	rupt (INT6)	Enable Bi	t				
	0	Disable i	interru	pt						
	1	Enable i	nterrup	ot						
.5	P4.5	External	Inter	rupt (INT5)	Enable Bi	t				
	0	Disable i	nterru	pt						
	1	Enable i	nterrup	ot						
.4	P4 4	External	Inter	rupt (INT4)	Enable Bi	ł				
	0	Disable i		/		•				
	1	Enable i								
2	D42		Inton		Enchie Di					
.3		1		rupt (INT3)	Enable BI	[
	0	Disable i Enable i								
.2				rupt (INT2)	Enable Bi	t				
	0	Disable i								
	1	Enable i	nterrup	ot						
1	P4.1	External	Inter	rupt (INT1)	Enable Bi	t				
	0	Disable i	nterru	pt						
	1	Enable i	nterrup	ot						
.0	P4.0	External	Inter	rupt (INT0)	Enable Bi	t				
	0	Disable i		/						
	1	Enable i								



P4INTPND-	Port 4	Interr	upt Pe	nding Re	gister		FBH	Set 1, Bank				
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
ddressing Mode	Reg	ister ad	dressing									
	P4.7/INT7 Interrupt Pending Bit											
	0 Interrupt request is not pending, pending bit clear when write 0											
	1 Interrupt request is pending											
	P4.6/INT6 Interrupt Pending Bit											
	0											
	1	Interru	upt reque	st is pendin	ıg							
	P4.5	5/INT5 I	nterrupt	Pending E	Bit							
	0 Interrupt request is not pending, pending bit clear when write 0											
	1	Interru		st is pendin	ig							
	P4.4/INT4 Interrupt Pending Bit 0 Interrupt request is not pending, pending bit clear when write 0											
	1	Interru	upt reque	st is pendin	g							
i	P4.3/INT3 Interrupt Pending Bit 0 Interrupt request is not pending, pending bit clear when write 0											
	0		· ·		• •	ding bit clea	ar when wri	te 0				
	1	Interru	ipt reque	st is pendin	ig							
	P4.2	2/INT2 I	nterrupt	Pending E	Bit							
	0	Interru	upt reque	st is not pe	nding, pen	ding bit clea	ar when wri	te 0				
	1	Interru	upt reque	st is pendin	g							
	P4. 1	I/INT1 I	nterrupt	Pending E	Bit							
	0	Interru	upt reque	st is not pe	nding, pen	ding bit clea	ar when wri	te 0				
	1	Interru	upt reque	st is pendin	ıg							
)	PA ()/ΙΝΤΟ Ι	nterrunt	Pending F	Rit							
	0	P4.0/INT0 Interrupt Pending Bit 0 Interrupt request is not pending, pending bit clear when write 0										
	1 Interrupt request is pending											

P5CONH – Po	ort 5 Co	ontro	ol Registe	er (High	Byte)		F8H	Set 1	, Bank 0
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7–.6	P5.7	7							
	0	0	Input mod	е					
	0	1	Input mod	e, pull-up					
	1	0	Push-pull	output					
	1	1	Open-drai	n mode					
.54	P5.6	6							
	0	0	Input mod	е					
	0	1	Input mod	e, pull-up					
	1	0	Push-pull	output					
	1	1	Open-drai	n mode					
.3–.2	P5.	5							
	0	0	Input mod	e					
	0	1	Input mod						
	1	0	Push-pull	· ·					
	1	1	Open-drai						
.1–.0	P5.4	4	T						
	0	0	Input mod	е					
	0	1	Input mod	e, pull-up					

0 Push-pull output 1 Open-drain mode


SAMSUNG

0	Input mode
1	Input mode, pull-up
0	Push-pull output
1	Open-drain mode
	0 1 0 1

1



P5CONL – Po	ort 5 Co	ontro	l Registe	er (Low E		F9H	Set 1	l, Bank			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister	addressing	mode only							
76	P5.3/RxD0										
	0	0	Input mod	le (RxD0 in	put)						
	0	1	Input mod	le, pull-up r	node (RxD	0 input)					
	1	0	Push-pull	output							
	1	1	Alternative	e output mo	ode (RxD0	output)					
54	P5.2	2/TxD	0								
54	0 0 Input mode										
	0	1	-	le, pull-up r	node						
	1	0	Push-pull								
	1	1			ode (TxD0	output)					
			1								
32	P5. 1	1/RxC	01								
	0	0	Input mod	le (RxD1 in	put)						
	0	1	Input mod	le, pull-up r	node (RxD	1 input)					
	1	0	Push-pull	output							
	1	1	Alternative	e output mo	ode (RxD1	output)					
10	P5.0)/TxD)1								
	0	0	Input mod								
	0	1	Input mod	le, pull-up r	node						
	1	0	Push-pull	output							





P7CON — Port	7 Con	trol R	Register				F5H	Set 1, Bank 1			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	jister ad	ddressing	mode only							
.7	P7.7	7/ADC7	7								
	0	Input	mode								
	1	ADC	input mod	le							
.6	P7.6	6/ ADC	6								
	0	Input	mode								
	1	ADC	input mod	le							
.5	P7.{	5/ ADC	5								
	0	Input	mode								
	1	ADC	input mod	le							
.4	P7.4	4/ ADC	4								
	0 Input mode										
	1	ADC	input mod	le							
.3	P7.3	3/ ADC	3								
	0		mode								
	1	-	input mod	le							
2	P7.2	2/ ADC	2								
	0	Input	mode								
	1	ADC	input mod	le							
.1	P7. 1	1/ ADC	1								
	0	Input	mode								
	1		input mod	le							
.0	P7.0/ ADC0										
	0 Input mode										
	1 ADC input mode										



P8CONH – Po	ort 8 Con	trol Regist	er (High		EDH	Set 1, Bank 0					
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
RESET Value	1	1	1	1	0	0	0	0			
Read/Write		_	R/W	R/W							
Addressing Mode	Regist	er addressing	mode only	,							
7 4	Notur	Not used for the S3C84BB/F84BB (must keep always 1)									
.7–.4	Not used for the S3C84BB/F84BB (must keep always 1)										
./4	NOT US	sed for the S30	384BB/F84	BB (must k	keep always	s 1)					
			<u>584BB/F84</u>	BB (must k	keep always	s 1)					
	P8.5/	INT9	de; falling e	X		3 1)					
.1–.4 .3–.2	P8.5/	INT9 0 Input mod		edge interru	ipt	; 1)					
	P8.5/	NT9 0 Input mod 1 Input mod	de; falling e	dge interru dge interru	ipt pt	; 1)					

.1–.0

P8.4/ INT8

0	0	Input mode; falling edge interrupt
0	1	Input mode; rising edge interrupt
1	0	Input mode, pull-up; falling edge interrupt
1	1	Push-pull output



P8CONL - Po	ort 8 Co	ontro	l Registe	er (Low B		EEH	Set 1	, Bank 0		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister	addressing	mode only						
.76	P8.3									
	0	0	Input mod	е						
	0	1	Input mod	e, pull-up						
	1	х	Push-pull	output						
.54	P8.2 0 0	2 0 1 x	Input mod Input mod Push-pull	e, pull-up						
.32	P8.1									
	0	0	Input mod	е						
	0	1	Input mod	e, pull-up						
	1	х	Push-pull	output						
.10	P8.0)	1							
	0	0	Input mod							
	0	1	Input mod							
	1	х	Push-pull output							



P8INTPND-	Port 8	Inter	rupt Per	nding Re	gister		EFH	Set 1	, Bank 0	
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		1	1	0	0	1	1	0	0	
Read/Write		_		R/W	R/W	_	_	R/W	R/W	
Addressing Mode	Register addressing mode only									
.76	Not	Not used for the S3C84BB/F84BB (must keep always 1)								
.5	P8.	P8.5/INT9 Interrupt Pending Bit								
	0	Inter	rupt reques	st is not pe	nding, pend	ling bit cle	ar when wri	te 0		
	1 Interrupt request is pending									
.4	P8.4/INT8 Interrupt Pending Bit									
	0	Inter	rupt reques	st is not pe	nding, penc	ling bit cle	ar when wri	te 0		
	1	Inter	rupt reques	st is pendir	ng					
.32	Not	used f	or the S3C	84BB/F84	BB (must k	eep alway	s 1)			
.1	P8.	5/INT9	Interrupt	Enable						
	0	Disa	ble interrup	ot						
	1	Enat	ole interrup	t						
.0	P8.4	4/INT8	Interrupt	Enable						
	0	Disa	ble interrup	ot						
	1									



PGCON- Pa	ttern G	ienei	ration Co	ontrol Re	gister		FEH	Set 1	, Bank 1		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	-	_	-	-	-	0	0	0	0		
Read/Write	-	_	_	-	_	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	Register addressing mode only									
.74	Not	used	for the S3C	84BB/F84E	3B						
.3	Software Trigger Start Bit										
	0 No effect										
	1	Soft	ware trigge	r start (will I	be automa	tically clear	ed)				
.2	PG Operation Disable/Enable Selection Bit										
	0	PG	operation d	isable							
	1	PG	operation e	nable							
.10	PG	Opera	ation Trigg	jer Mode S	election B	its					
	0	0	Timer A n	natch sigan	al triggerin	g					
	0	1	Timer B u	nderflow sig	ganal trigge	ering					
	1	0	Timer 1(0) match sig	anal trigge	ring					
	1	1	Software	triggering m	node						
	1										

PP — Register Pa	ige Poi	inter					DFH		Set 1			
Bit Identifier		7	-	6	.5	.4	.3	.2	.1	.0		
RESET Value		0	(C	0	0	0	0	0	0		
Read/Write	R	/W	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addres	ssing	mode only							
.74	Des	tinati	on Re	egiste	er Page Sel	ection Bit	s					
	0	0	0	0	Destinatio	n: page 0						
	0	0	0	1	Destinatio	n: page 1						
	0	0	1	0	Destinatio	n: page 2						
	0	0	1	1	Destination: page 3							
	0	1	0	0	Destination: page 4							
	0	1	0	1	Destination: page 5							
	0	1	1	0	Destinatio	n: page 6						
	0	1	1	1	Destinatio	n: page 7						
.30	Sou	rce R	egist	er Pa	ge Selectio	on Bits						
	0	0	0	0	Source: pa	age 0						
	0	0	0	1	Source: pa	age 1						
	0	0	1	0	Source: pa	age 2						
	0	0	1	1	Source: pa	age 3						
	0	1	0	0	0 Source: page 4							
	0	1	0	1	Source: pa	age 5						
	0	1	1	0	Source: pa	age 6						
	0	1	1	1	Source: pa	age 7						

NOTE: In the S3C84BB/F84BB microcontroller, the internal register file is configured as eight pages (Pages 0-7). The pages 0-1 are used for general-purpose register file, and page 2-7 is used for data register or general purpose registers.



RP0 — Register	Pointer 0		Set 1					
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	1	1	0	0	0	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_
Addressing Mode	Register a	addressing	only					
.73	Register p areas in t 8-byte reg	he register gister slices address C0	n independ file. Using at one tim	dently point the register e as active	pointers R working re	P0 and RF gister spac	e working re 21, you can :e. After a re king registe	select two eset, RP0
.20	Not used	for the S3C	84BB/F84	BB				

RP1 — Register	Pointer 1		Set 1					
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	1	1	0	0	1	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_
Addressing Mode	Register a	addressing	only					
.73	Register p areas in th 8-byte reg	Pointer 1 A pointer 1 ca he register gister slices address C8 I.	n independ file. Using t at one time	dently point the register e as active	pointers R working re	P0 and RP gister space	1, you can e. After a re	select two eset, RP1
.20	Not used	for the S3C	84BB/F84	BB				



SIOCON - sio	Contr	ol Register	E1H	Set 1, Bank 1								
Bit Identifier	.7	7.6	.5	.4	.3	.2	.1	.0				
RESET Value	C) 0	0	0	0	0	0	0				
Read/Write	R/	W R/W	R/W	R/W	R/W	R/W	R/W					
Addressing Mode	Regi	ster addressing	mode only									
.7	SIO Shift Clock Selection Bit											
	0											
	1	External clock	(SCK)									
.6	Data	Direction Cor										
	0 MSB first mode											
	1 LSB first mode											
.5	SIO	Mode Selectio	n Bit									
	0	Receive only n	node									
	1 Transmit/receive mode											
.4	Shift	t Start Edge Se	election Bit									
	0 Tx at falling edges, Rx at rising edges											
	1	Tx at rising ed	ges, Rx at fa	alling edges	5							
.3	SIO	Counter Clear	and Shift S	Start Bit								
	0 No action											
	1 Clear 3-bit counter and start shifting (Auto-clear bit)											
.2	SIO	Shift Operatio	n Enable Bi	it								
	0	Disable shifter	and clock c	counter								
	1	Enable shifter	and clock c	ounter								
.1	SIO	Interrupt Enab	le Bit									
	0	Disable SIO in	terrupt									
	1	Enable SIO int	terrupt									
.0	SIO	Interrupt Pend	ling Bit									
	0	No interrupt pe										
	0	Clear pending		vhen write)								
	1	Interrupt is per	nding									
	I											

SIOPS - SIO P	Prescaler Ro	egister				F4H	Set 1, Bank 1		
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register a	addressing	mode only						
.7–.0 Baud rate = Input clock (fxx)/[(SIOPS + 1) ×2] or SCK input clock									



SPH — Stack Po	inter (High	Byte)			Set 1						
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
RESET Value	х	х	х	х	х	х	х	х			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Register a	addressing	mode only								
.7–.0	Stack Po	inter Addro	ess (High∣	Byte)							
	Stack Pointer Address (High Byte) The high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (SP15–SP8). The lower byte of the stack pointer value is located in register SPL (D9H). The SP value is undefined following a reset.										

SPL — Stack Poi	inter (Low	Byte)				Set 1		
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	Х	х	х	х	х	х	х	Х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					

.7–.0

Stack Pointer Address (Low Byte)

The low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (SP7–SP0). The upper byte of the stack pointer value is located in register SPH (D8H). The SP value is undefined following a reset.



SYM — System Mo	ode F	Regis	ster					DEH		Set 1
Bit Identifier		7		6	.5	.4	.3	.2	.1	.0
RESET Value		0	_	_	_	х	х	х	0	0
Read/Write	R	/W	-	-	-	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddres	ssing i	mode only					
.7	Not	used,	But y	ou mu	ust keep "0	33				
.6 and .5	Not	used	for S3	BC84B	B/F84BB					
.4–.2	Fast	T	_		Selection	Bits				
	0	0	0	IRQ)					
	0	0	1	IRQ1						
	0	1	0	IRG2	2					
	0	1	1	IRQ	3					
	1	0	0	IRQ4	1					
	1	0	1	IRQ	5					
	1	1	0	IRQ	6					
	1	1	1	IRQ7	7					
.1	Fas	t Intei	rupt	Enabl	le Bit					
	0	Disa	ble fa	st inte	errupt proc	essing				
	1	Ena	ole fas	st inte	rrupt proce	essing				
.0	Glo	bal In	terrup	ot Ena	able Bit ^{(nc}	ote)				
	0	Disa	ble gl	obal ii	nterrupt pro	ocessing				
	1	Ena	ole glo	obal ir	nterrupt pro	cessing				
NOTE: Following a reset, yo	ou ena	ble glo	bal int	terrupt	processing	by executin	g an EI instr	uction		

(not by writing a "1" to SYM.0).



1CON0 — Tin	ner 1(0) Co	ntrol Re	EAH	Set 1	Set 1, Bank						
Bit Identifier		.7		.6 .5		.3	.2	.1	.0			
RESET Value	. <u> </u>	0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
ddressing Mode	Reg	Register addressing mode only										
.75	Timer 1 Input Clock Selection Bits											
	0	0	0 0 fxx/1024									
	0	0	1 fxx	(Non-divide	e)							
	0	1	0 fxx	/256								
	0	1	1 Ex	ternal clock	falling edge)						
	1	0	0 0 fxx/64									
	1	0	0 1 External clock rising edge									
	1	1	1 0 fxx/8									
	1	1 1 Counter stop										
	00Interval mode01Capture mode (Capture on rising edge, OVF can occur)10Capture mode (Capture on falling edge, OVF can occur)											
2	1 Tim 0 1	No e	effect	nable Bit	(Auto-clear	bit)						
I	Tim	er 1 M	/latch/Ca	oture Interr	upt Enable	Bit						
	0	Disa	able interro	upt								
	1	Ena	ble interru	pt								
)	Tim	er 1 C	Overflow	Interrupt Er	nable							
	0	Disa	able overfl	ow interrupt								
	1 Enable overflow interrupt											



F1CON1 — Tin	ner 1(1) Co	ntrol	Regis	ster	EBH	Set 1, Bank					
Bit Identifier		.7		6	.5	.4	.3	.2	.1	.0		
RESET Value	. <u> </u>	0	(0	0	0	0	0	0	0		
Read/Write	R	R/W		/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addres	ssing m	ode only							
.75	Timer 1 Input Clock Selection Bits											
	0											
	0	0	1	fxx (No	on-divide	e)						
	0	1	0	fxx/256	6							
	0	1	1	Extern	al clock	falling edge	9					
	1	0	0 0 fxx/64									
	1	0	0 1 External clock rising edge									
	1	1										
	1	1	1	Counte	er stop							
43	Tim 0											
	0	1	1 Capture mode (Capture on rising edge, OVF can occur)									
	1	0 Capture mode (Capture on falling edge, OVF can occur)										
	1 1 PWM mode											
2	Tim	er 1 (Count	er Fnah	ole Bit							
-	0	Timer 1 Counter Enable Bit 0 No effect										
	1 Clear the timer 1 counter (Auto-clear bit)											
						、	,					
1	Tim	er 1 I	Match	/Captu	re Interr	upt Enable	Bit					
	0	Disa	able in	terrupt								
	1	Ena	ble int	terrupt								
0	Tim	er 1 (Overfl	ow Inte	errupt Er	nable						
-	0				interrupt							
	1 Enable overflow interrupt											



TACON — Time	er A Co	ontro	ol Registe	er			EAH	Set 1	, Bank 0	
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	_	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
Addressing Mode	Reg	jister a	addressing	mode only	,					
.76	Tim	er A	Input Cloci	k Selectio	n Bits					
	0	0	fxx/1024							
	0	1	fxx/256							
	1	0	fxx/64							
	1	1	External of	clock (TAC	K)					
.54	Tim 0	er A	Operating Interval m	Mode Sele						
	0	1	Capture n	Capture mode (capture on rising edge, counter running, OVF can occur)						
	1	0	Capture n	node (capt	ure on fallir	ng edge, co	unter runni	ng, OVF ca	n occur)	
	1	1	PWM mo	de (OVF in	terrupt can	occur)				
.3	Tim	er A	Counter CI	ear Bit						
	0	No	effect							
	1	Clea	ar the timer	A counter	(After clear	ing, return	to zero)			
.2	Tim	er A	Overflow li	nterrupt E	nable Bit					
	0		able overflo	-						
	1	Ena	ble overflov	v interrupt						
	L									
.1	Tim	1	Match/Cap		upt Enable	e Bit				
	0		able interrup							
	1	Ena	ble interrup	ot						
.0	Not	ueod	for the S30	8/BB/E9/	BB					
iv.	NOL	useu		/04DD/F04	טט					



FBCON — Time	er B Co	ontro	ol Registe	er			D0H	Set 1	, Bank	
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	1	0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	gister	addressing	mode only	,					
7–.6	Tim	er B	Input Cloc	k Selectio	n Bits					
	0	0	fxx							
	0	1	fxx/2							
	1	0	fxx/4							
	1	1	fxx/8							
5–.4	Tim	er B	Interrupt T	ime Selec	tion Bits					
	0	0	Elapsed ti	Elapsed time for low data value						
	0	1	Elapsed ti	lapsed time for high data value						
	1	0	Elapsed ti	Elapsed time for low and high data values						
	1	1	Invalid set	tting						
3	Tim	er B	Interrupt E	nable Bit						
-	0		able Interrup							
	1		ble Interrup							
			•							
2	Tim	er B	Start/Stop	Bit						
	0	Stop	o timer B							
	1	Star	rt timer B							
1	Tim	or P	Mode Sele	otion Dit						
•	0		e-shot mode							
	1									
	I	Rep	eating mod							
0	Tim	er B	Output flip	-flop Cont	rol Bit					
	0	T-F	F is low							
	1	T-F	F is high							

NOTE: fxx is selected clock for system.



TCCON0-Tir	mer C(0) Co	ontrol	Register			F2H	Set 1	, Bank 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/\	V R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	addres	sing mode only					
.7	Not	used	for the	S3C84BB/F84	BB (must k	eep always	s 0)		
.64	Tim	er C 3	3-bits I	Prescaler Bits					
	0	0	0	Non devided					
	0	0	1	Divided by 2					
	0	1	0	Divided by 3					
	0	1	1	Divided by 4					
	1	0	0	Divided by 5					
	1	0		Divided by 6					
	1	1		Divided by 7					
	1	1	1	Divided by 8					
.3	Tim	er C (Counte	er Clear Bit					
	0	No e	effect						
	1	Clea	ar the ti	mer C(0) count	er (Auto-cl	ear bit)			
.2	Tim	er C I	Mode \$	Selection Bit					
	0			'M mode					
	1	fxx/6	64 & in	erval mode					
.1	Tim	er C I	nterru	pt Enable Bit					
	0	Disa	ble int	errupt					
	1	Ena	ble inte	errupt					
-									
.0		-	Pendin	-					
	0	-		t pending					
	0		-	ling bit when wi	TIE				
	1	Inte	rupt pe	enaing					

TCCON1 — Tin	mer C(1) Co	ontro	ol Re	gister			F3H	Set 1	, Bank 1
Bit Identifier		.7	-	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	(0	0	0	0	0	0	0
Read/Write	R	/W	R	/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	addre	ssing r	mode only					
.7	Not	used	for the	e S3C	84BB/F84	BB (must k	eep always	s 0)		
.64	Tim	er C 3	3-bits	Preso	caler Bits					
	0	0	0	Non	devided					
	0	0	1	Divid	led by 2					
	0	1	0	Divid	led by 3					
	0	1	1	Divid	led by 4					
	1	0	0	Divid	led by 5					
	1	0	1	Divid	led by 6					
	1	1	0	Divid	led by 7					
	1	1	1	Divid	led by 8					
.3	Tim	er C (Coun	ter Cle	ear Bit					
	0	No e	effect							
	1	Clea	ar the	timer	C(1) count	ter (Auto-cl	ear bit)			
.2	Tim	er C I	Mode	Selec	tion Bit					
	0	fxx/1	1 & P\	WM m	ode					
	1	fxx/6	64 & ii	nterva	l mode					
.1	Tim		ntorr	unt Er	nable Bit					
	0	1		nterrup						
	1			terrupt						
					<u> </u>					
.0	Tim	er C I	Pendi	ing Bit	t					
	0	1		upt per						
	0				oit when wi	rite				
	1	-		pendin						
	L	_								



INTPND-Ti	imer A,	,1 Inte	errupt F	Pending F	Register		E9H	Set 1	, Bank
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
RESET Value	-	_	_	0	0	0	0	0	0
ead/Write	-	_	-	R/W	R/W	R/W	R/W	R/W	R/W
ddressing Mode	Reg	ister ad	ddressing	g mode only					
76	Not	used fo	or the S3	C84BB/F84	BB				
i	Tim	er 1(1)	Overflo	w Interrupt	Pending E	Bit			
	0	No in	terrupt pe	ending					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					
ļ	Tim	er 1(1)	Match/C	Capture Inte	errupt Pen	ding Bit			
	0	No in	terrupt pe	ending					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					
3	Tim	er 1(0)	Overflo	w Interrupt	Pending E	Bit			
	0	1	terrupt pe	-					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					
2	Tim	er 1(0)	Match/C	Capture Inte	errupt Pen	ding Bit			
	0	No in	terrupt pe	ending					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					
	Tim	er A O	verflow	Interrupt Pe	ending Bit				
	0	No in	terrupt pe	ending					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					
1	Tim	er A M	atch/Ca	oture Interr	upt Pendir	ng Bit			
	0	No in	terrupt pe	ending					
	0	Clear	r pending	bit when wi	rite				
	1	Interr	upt pend	ing					

UARTCON0	— UAR	то с	Control R	egister			E3H	Set 1	l, Bank 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7–.6	Оре	eratin	g mode an	d baud rat	e selection	n bits			
	0	0	Mode 0: S	SIO mode [fxx/(16 × (B	RDATA0 +	- 1))]		
	0	1	Mode 1: 8	bit UART	[fxx/(16 × (BRDATA0	+ 1))]		
	1	0	Mode 2: 9	-bit UART	[fxx/16]				
	1	1	Mode 3: 9	-bit UART	[fxx/(16 × (BRDATA0	+ 1))]		
.5	Mul 0	tipro Disa	cessor con able	nmunicatio	on ⁽¹⁾ enabl	e bit (for n	nodes 2 an	nd 3 only)	
	1								
.4	Ser 0 1	ial da Disa Ena		enable bit					
.3	Loc	ation	of the 9 th da	ata bit to be	e transmitte	d in UART	mode 2 or	3 ("0" or "1	")
.2	Loc	ation	of the 9 th da	ata bit that	was receive	ed in UART	mode 2 or	r 3 ("0" or " <i>'</i>	1")
.1	Rec	eive	interrupt e	nable bit					
	0	Disa	able Receiv	e interrupt					
	1	Ena	ble Receive	e interrupt					
.0	Tra	nsmit	interrupt e	enable bit					
	0	1	able Transm						
	1	Ena	ble Transm	it Interrupt					
NOTES:									

- 1. In mode 2 or 3, if the MCE (UARTCON.5) bit is set to "1", then the receive interrupt will not be activated if the received 9th data bit is "0". In mode 1, if MCE = "1", then the receive interrupt will not be activated if a valid stop bit was not received. In mode 0, the MCE(UARTCON.5) bit should be "0".
- 2. The descriptions for 8-bit and 9-bit UART mode do not include start and stop bits for serial data receive and transmit.



UARTCON1 -	UAR	T1 C	Control R	egister			FBH	Set 1	, Bank 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
RESET Value	(0	0	0	0	0	0	0	0
Read/Write	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7–.6	Оре	rating	g mode an	d baud rat	e selection	n bits			
	0	0	Mode 0: S	SIO mode [1	fxx/(16 × (E	RDATA1 +	- 1))]		
	0	1	Mode 1:8	B-bit UART	[fxx/(16 × (BRDATA1	+ 1))]		
	1	0	Mode 2: 9	-bit UART	[fxx/16]				
	1	1	Mode 3: 9	-bit UART	[fxx/(16 × (BRDATA1	+ 1))]		
.5	Mult 0	t iproc Disa	cessor con able	nmunicatio	on ⁽¹⁾ enabl	e bit (for n	nodes 2 an	id 3 only)	
		· ·				(,	
	1	Ena	ble						
.4	Seri 0	al da t Disa Enal		enable bit					
			bic						
.3	Loca	ation o	of the 9 th da	ata bit to be	e transmitte	d in UART	mode 2 or	3 ("0" or "1	")
.2	Loca	ation o	of the 9 th da	ata bit that	was receive	ed in UART	mode 2 or	· 3 ("0" or "/	l ")
.1	Rec	eive i	interrupt e	nable bit					
	0	Disa	ble Receiv	e interrupt					
	1	Ena	ble Receive	e interrupt					
.0	Trar	nsmit	interrupt e	enable bit					
	0	1	ble Transm						
	1		ble Transm						

NOTES:

- In mode 2 or 3, if the MCE (UARTCON.5) bit is set to "1", then the receive interrupt will not be activated if the received 9th data bit is "0". In mode 1, if MCE = "1", then the receive interrupt will not be activated if a valid stop bit was not received. In mode 0, the MCE(UARTCON.5) bit should be "0".
- 2. The descriptions for 8-bit and 9-bit UART mode do not include start and stop bits for serial data receive and transmit.



UARTPND_	UART	0,1 Po	ending R	Register			E5H	Set 1	, Bank 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		_	_	_	_	0	0	0	0
Read/Write		-	_	_	_	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	ddressing	mode only					
7–.4	Not	used f	or S3C84E	B/F84BB					
3	UAF	RT1 re	ceive inte	rrupt pend	ling flag				
	0	Not p	pending						
	0	Clea	r pending l	bit (when w	rite)				
	1	Inter	rupt pendir	ng					
	0 0 1	Clea	t transmit interrupt pending flag lot pending Clear pending bit (when write) Interrupt pending						
1	UAF	RT0 re	ceive inte	rrupt pend	ling flag				
	0	Not p	pending						
	0	Clea	r pending l	bit (when w	rite)				
	1	Inter	rupt pendir	ng					
0	UA	RT0 tra	ansmit inte	errupt pen	ding flag				
	0	Not p	pending						
		1	Clear pending bit (when write)						
	0	Clea	r penaing i	oit (when w					

pending bit.
2. To avoid programming errors, we recommend using load instruction (except for LDB), when manipulating UARTPND values.



5 INTERRUPT STRUCTURE

OVERVIEW

The S3C8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8 CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3C84BB/F84BB interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128 (The actual number of vectors used for S3C8-series devices is always much smaller). If an interrupt level has more than one vector address, the vector priorities are set in hardware. S3C84BB/F84BB uses twenty four vectors.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3C84BB/F84BB interrupt structure, there are twenty four possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.



INTERRUPT TYPES

The three components of the S3C8 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

Type 1: One level (IRQn) + one vector (V_1) + one source (S_1)

Type 2: One level (IRQn) + one vector (V_1) + multiple sources $(S_1 - S_n)$

Type 3: One level (IRQn) + multiple vectors $(V_1 - V_n)$ + multiple sources $(S_1 - S_n, S_{n+1} - S_{n+m})$

In the S3C84BB/F84BB microcontroller, two interrupt types are implemented.




Figure 5-1. S3C8-Series Interrupt Types



S3C84BB/F84BB INTERRUPT STRUCTURE

The S3C84BB/F84BB microcontroller supports twenty four interrupt sources. All twenty four of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.



5-4



IRQ0 —	- B8H	Timer A match/capture	H/W, S/W
	ван ———	Timer A overflow	H/W, S/W
IRQ1	- C8H	Timer B underflow	H/W
IRQ2 —	- ВСН ————	Timer C(0) match/overflow	H/W, S/W
	- BEH	Timer C(1) match/overflow	H/W, S/W
	- СОН	Timer 1(0) match/capture	H/W, S/W
IRQ3 —	- C2H	Timer 1(0) overflow	H/W, S/W
	- C4H	Timer 1(1) match/capture	H/W, S/W
	- C6H	Timer 1(1) overflow	H/W, S/W
IRQ4	- CAH ————	- SIO receive/transmit	S/W
IRQ5	- ССН	P8.4 external interrupt	S/W
	- CEH	P8.5 external interrupt	S/W
IRQ6	- E0H	P4.0 external interrupt	S/W
	- E2H	P4.1 external interrupt	S/W
	- E4H	- P4.2 external interrupt	S/W
	- E6H	- P4.3 external interrupt	S/W
	- E8H	P4.4 external interrupt	S/W
	- EAH	P4.5 external interrupt	S/W
	- ECH	P4.6 external interrupt	S/W
	- EEH	P4.7 external interrupt	S/W
IRQ7	– F0H ————	- UART0 data receive	S/W
	– F2H ———	- UART0 data transmit	S/W
	– F4H	- UART1 data receive	S/W
	– F6H ————	- UART1 data transmit	S/W

Sources

Reset(Clear)

NOTES:

1. Within a given interrupt level, the lower vector address has high priority. For example, B8H has

higher priority than BAH within the level IRQ0 the priorities within each level are set at the factory. 2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control

register setting.

Figure 5-2. S3C84BB/F84BB Interrupt Structure



INTERRUPT VECTOR ADDRESSES

All interrupt vector addresses for the S3C84BB/F84BB interrupt structure are stored in the vector address area of the internal 64-Kbyte ROM, 0H–FFFFH (see Figure 5-3).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.




Figure 5-3. ROM Vector Address Area



Vector A	Address		Req	uest	Reset	/Clear
Decimal Value	Hex Value	Interrupt Source	Interrupt Level	Priority in Level	H/W	S/W
256	100H	Basic timer(WDT) overflow	RESETB	-	\checkmark	
246	F6H	UART1 transmit	IRQ7	3		\checkmark
244	F4H	UART1 receive		2		\checkmark
242	F2H	UART0 transmit		1		\checkmark
240	F0H	UART0 receive		0		\checkmark
238	EEH	P4.7 external interrupt	IRQ6	7		\checkmark
236	ECH	P4.6 external interrupt		6		\checkmark
234	EAH	P4.5 external interrupt		5		\checkmark
232	E8H	P4.4 external interrupt		4		\checkmark
230	E6H	P4.3 external interrupt		3		\checkmark
228	E4H	P4.2 external interrupt		2		\checkmark
226	E2H	P4.1 external interrupt		1		\checkmark
224	E0H	P4.0 external interrupt		0		\checkmark
206	CEH	P8.5 external interrupt	IRQ5	1		\checkmark
204	ССН	P8.4 external interrupt		0		\checkmark
202	CAH	SIO receive/transmit	IRQ4	-		\checkmark
198	C6H	Timer 1(1) overflow	IRQ3	3	\checkmark	\checkmark
196	C4H	Timer 1(1) match/capture		2	\checkmark	\checkmark
194	C2H	Timer 1(0) overflow		1	\checkmark	\checkmark
192	C0H	Timer 1(0) match/capture		0	\checkmark	\checkmark
190	BEH	Timer C(1) match/overflow	IRQ2	1	\checkmark	\checkmark
188	BCH	Timer C(0) match/overflow		0	\checkmark	\checkmark
200	C8H	Timer B underflow	IRQ1	-	\checkmark	
186	BAH	Timer A overflow	IRQ0	1	\checkmark	\checkmark
184	B8H	Timer A match/capture		0	\checkmark	\checkmark

Table 5-1. Interrupt Vectors

NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.



ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur according to the established priorities.

NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of S3C84BB/F84BB are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	This register enables/disables fast interrupt processing, dynamic global interrupt processing, and external interface control (An external memory interface is not implemented in the S3C84BB/F84BB microcontroller).

Table 5-2. Interrupt Control Register Overview

NOTE: Before IMR register is changed to any value, all interrupts must be disable. Using DI instruction is recommended.



INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. The system-level control points in the interrupt structure are:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

NOTE

When writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5-4. Interrupt Function Diagram



PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-3).

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1
Timer A overflow	IRQ0	TINTPND	E9H, bank 0
Timer A match/capture		TACON	EAH, bank 0
		TADATA	EBH, bank 0
		TACNT	ECH, bank 0
Timer B underflow	IRQ1	TBCON	D0H, bank 0
		TBDATAH, TBDATAL	D1H, D2H, bank 0
Timer C(0) match/overflow	IRQ2	TCCON0	F2H, bank 1
Timer C(1) match/overflow		TCCON1	F3H, bank 1
		TCDATA0	F0H, bank 1
		TCDATA1	F1H, bank 1
Timer1(0) match/capture	IRQ3	T1DATAH0,T1DATAL0	E6H,E7H, bank 1
Timer1(0) overflow		T1DATAH1,T1DATAL1	E8H,E9H, bank 1
Timer1(1)match/capture		T1CON0, T1CON1	EAH,EBH, bank1
Timer1(1)overflow		T1CNTH0, T1CNTL0	ECH, EDH, bank1
		T1CNTH1, T1CNTL1	EEH, EFH, bank1
SIO receive/transmit	IRQ4	SIOCON, SIODATA	E1H,E0H, bank1
P8.5 external interrupt	IRQ5	P8CONH,P8CONL	EDH,EEH, bank0
P8.4 external interrupt		P8INTPND	EFH, bank0
P4.7 external interrupt	IRQ6	P4CONH	F6H, bank 0
P4.6 external interrupt		P4CONL	F7H, bank 0
P4.5 external interrupt		P4INT	FAH, bank 0
P4.4 external interrupt		P4INTPND	FBH, bank 0
P4.3 external interrupt			
P4.2 external interrupt			
P4.1 external interrupt			
P4.0 external interrupt			
UART0 receive/transmit	IRQ7	UARTCON0	E3H, bank 1
UART1 receive/transmit		UARTCON1	FBH, bank 1
		UDATA0, UDATA1	E2H, FAH, bank 1
		UARTPND	E5H, bank 1



SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing (see Figure 5-5).

A reset clears SYM.0 to "0".

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.




Figure 5-5. System Mode Register (SYM)



INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.




Figure 5-6. Interrupt Mask Register (IMR)



INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has the priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

Group A IRQ0, IRQ1 Group B IRQ2, IRQ3, IRQ4 Group C IRQ5, IRQ6, IRQ7




Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group C includes a subgroup that has an additional priority relationship among the interrupt levels 5,
 6, and 7. IPR.6 defines the subgroup C relationship. IPR.5 controls the interrupt group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.






Figure 5-8. Interrupt Priority Register (IPR)



INTERRUPT REQUEST REGISTER (IRQ)

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level. A "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.




Figure 5-9. Interrupt Request Register (IRQ)



INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits: one type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared in the interrupt service routine.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3C84BB/F84BB interrupt structure, the timer B underflow interrupt (IRQ1) belongs to this category of interrupts in which pending condition is cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the S3C84BB/F84BB interrupt structure, pending conditions for IRQ4, IRQ5, IRQ6, and IRQ7 must be cleared in the interrupt service routine.



INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the source's interrupt level.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one level is currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.



GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

NESTING OF VECTORED INTERRUPTS

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.



NOTES



6 INSTRUCTION SET

OVERVIEW

The instruction set is specifically designed to support large register files that are typical of most S3C8-series microcontrollers. There are 78 instructions. The powerful data manipulation capabilities and features of the instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

DATA TYPES

The CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit.

REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range 0–255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data, 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2, "Address Spaces."

ADDRESSING MODES

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM), and Indirect (IA). For detailed descriptions of these addressing modes, please refer to Chapter 3, "Addressing Modes."



Mnemonic	Operands	Instruction
Load Instructions		
CLR	dst	Clear
LD	dst,src	Load
LDB	dst,src	Load bit
LDE	dst,src	Load external data memory
LDC	dst,src	Load program memory
LDED	dst,src	Load external data memory and decrement
LDCD	dst,src	Load program memory and decrement
LDEI	dst,src	Load external data memory and increment
LDCI	dst,src	Load program memory and increment
LDEPD	dst,src	Load external data memory with pre-decrement
LDCPD	dst,src	Load program memory with pre-decrement
LDEPI	dst,src	Load external data memory with pre-increment
LDCPI	dst,src	Load program memory with pre-increment
LDW	dst,src	Load word
POP	dst	Pop from stack
POPUD	dst,src	Pop user stack (decrementing)
POPUI	dst,src	Pop user stack (incrementing)
PUSH	src	Push to stack
PUSHUD	dst,src	Push user stack (decrementing)
PUSHUI	dst,src	Push user stack (incrementing)

Table 6-1. Instruction Group Summary	Table 6-1.	Instruction	Group	Summary
--------------------------------------	------------	-------------	-------	---------

NOTE: LDE, LDED, LDEI, LDEPP, and LDEPI instructions can be used to read/write the data from the 64-Kbyte data memory.



Mnemonic	Operands	Instruction	
Arithmetic Instruct	ions		
ADC	dst,src	Add with carry	
ADD	dst,src	Add	
СР	dst,src	Compare	
DA	dst	Decimal adjust	
DEC	dst	Decrement	
DECW	dst	Decrement word	
DIV	dst,src	Divide	
INC	dst	Increment	
INCW	dst	Increment word	
MULT	dst,src	Multiply	
SBC	dst,src	Subtract with carry	
SUB	dst,src	Subtract	
Logic Instructions			

Table 6-1. Instruction Group S	Summary ((Continued)	
--------------------------------	-----------	-------------	--

AND	dst,src	Logical AND
COM	dst	Complement
OR	dst,src	Logical OR
XOR	dst,src	Logical exclusive OR



Mnemonic	Operands	Instruction
Program Control In	structions	
-		
BTJRF	dst,src	Bit test and jump relative on false
BTJRT	dst,src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst,src	Compare, increment and jump on equal
CPIJNE	dst,src	Compare, increment and jump on non-equal
DJNZ	r,dst	Decrement register and jump on non-zero
ENTER		Enter
EXIT		Exit
IRET		Interrupt return
JP	cc,dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc,dst	Jump relative on condition code
NEXT		Next
RET		Return
WFI		Wait for interrupt
Bit Manipulation In	structions	
BAND	dst,src	Bit AND
BCP	dst,src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset

Bit set

Bit OR

Bit XOR

Test under mask

Test complement under mask

BITS

BOR

BXOR

тсм

ТΜ

dst

dst,src

dst,src

dst,src

dst,src

Table 6-1. Instruction Group Summary (Concluded) Mnemonic Operands Instruction			
	oporando		
Rotate and Shift I	nstructions		
RL	dst	Rotate left	
RLC	dst	Rotate left through carry	
RR	dst	Rotate right	
RRC	dst	Rotate right through carry	
SRA	dst	Shift right arithmetic	
SWAP	dst	Swap nibbles	
CPU Control Instr	ructions		
CCF		Complement carry flag	
DI		Disable interrupts	
EI		Enable interrupts	
IDLE		Enter Idle mode	
NOP		No operation	
RCF		Reset carry flag	
SB0		Set bank 0	
SB1		Set bank 1	
SCF		Set carry flag	
SRP	src	Set register pointers	
SRP0	src	Set register pointer 0	
SRP1	src	Set register pointer 1	
STOP		Enter Stop mode	

Table 6-1. Instruction Group Summary (Concluded)



FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits which describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions. Two other flag bits, FLAGS.3 and FLAGS.2, are used for BCD arithmetic.

The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether register bank 0 or bank 1 is currently being addressed.

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction uses the Flags register as the destination, then two write will simultaneously occur to the Flags register producing an unpredictable result.




Figure 6-1. System Flags Register (FLAGS)



FLAG DESCRIPTIONS

C Carry Flag (FLAGS.7)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations have been performed, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

Z Zero Flag (FLAGS.6)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. In operations that test register bits, and in shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

S Sign Flag (FLAGS.5)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

V Overflow Flag (FLAGS.4)

The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than – 128. It is cleared to "0" after a logic operation has been performed.

D Decimal Adjust Flag (FLAGS.3)

The DA bit is used to specify what type of instruction was executed last during BCD operations so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and it cannot be addressed as a test condition.

H Half-Carry Flag (FLAGS.2)

The H bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is normally not accessed directly by a program.

FIS Fast Interrupt Status Flag (FLAGS.1)

The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.

BA Bank Address Flag (FLAGS.0)

The BA flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. The BA flag is cleared to "0" (select bank 0) when the SB0 instruction is executed and is set to "1" (select bank 1) when the SB1 instruction is executed.



INSTRUCTION SET NOTATION

Flag	Description	
С	Carry flag	
Z	Zero flag	
S	Sign flag	
V	Overflow flag	
D	Decimal-adjust flag	
Н	Half-carry flag	
0	Cleared to logic zero	
1	Set to logic one	
*	Set or cleared according to operation	
_	Value is unaffected	
x	Value is undefined	

Table 6-2. Flag Notation Conventions

Table 6-3. Instruction Set Symbols

Symbol	Description
dst	Destination operand
src	Source operand
@	Indirect register address prefix
PC	Program counter
IP	Instruction pointer
FLAGS	Flags register (D5H)
RP	Register pointer
#	Immediate operand or register address prefix
Н	Hexadecimal number suffix
D	Decimal number suffix
В	Binary number suffix
орс	Opcode



Notation	Description	Actual Operand Range			
сс	Condition code	See list of condition codes in Table 6-6.			
r	Working register only	Rn (n = 0–15)			
rb	Bit (b) of working register	Rn.b (n = 0–15, b = 0–7)			
r0	Bit 0 (LSB) of working register	Rn (n = 0–15)			
rr	Working register pair	RRp (p = 0, 2, 4,, 14)			
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)			
Rb	Bit "b" of register or working register	reg.b (reg = 0–255, b = 0–7)			
RR	Register pair or working register pair	reg or RRp (reg = $0-254$, even number only, where p = $0, 2,, 14$)			
IA	Indirect addressing mode	addr (addr = 0–254, even number only)			
Ir	Indirect working register only	@Rn (n = 0–15)			
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)			
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)			
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = $0-254$, even only, where p = $0, 2,, 14$)			
Х	Indexed addressing mode	#reg[Rn] (reg = 0–255, n = 0–15)			
XS	Indexed (short offset) addressing mode	#addr[RRp] (addr = range –128 to +127, where p = 0, 2,, 14)			
XL	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0–65535, where $p = 2,, 14$)			
DA	Direct addressing mode	addr (addr = range 0–65535)			
RA	Relative addressing mode	addr (addr = a number from +127 to -128 that is an offset relative to the address of the next instruction)			
IM	Immediate addressing mode	#data (data = 0–255)			
IML	Immediate (long) addressing mode	#data (data = 0–65535)			

Table 6-4. Instruction Notation Conventions



OPCODE MAP											
LOWER NIBBLE (HEX)											
	-	0	1	2	3	4	5	6	7		
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,Ir2	ADD R2,R1	ADD IR2,R1	ADD R1,IM	BOR r0–Rb		
Р	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,Ir2	ADC R2,R1	ADC IR2,R1	ADC R1,IM	BCP r1.b, R2		
Р	2	INC R1	INC IR1	SUB r1,r2	SUB r1,Ir2	SUB R2,R1	SUB IR2,R1	SUB R1,IM	BXOR r0–Rb		
E	3	JP IRR1	SRP/0/1 IM	SBC r1,r2	SBC r1,Ir2	SBC R2,R1	SBC IR2,R1	SBC R1,IM	BTJR r2.b, RA		
R	4	DA R1	DA IR1	OR r1,r2	OR r1,Ir2	OR R2,R1	OR IR2,R1	OR R1,IM	LDB r0–Rb		
	5	POP R1	POP IR1	AND r1,r2	AND r1,Ir2	AND R2,R1	AND IR2,R1	AND R1,IM	BITC r1.b		
N	6	COM R1	COM IR1	TCM r1,r2	TCM r1,Ir2	TCM R2,R1	TCM IR2,R1	TCM R1,IM	BAND r0–Rb		
I	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,Ir2	TM R2,R1	TM IR2,R1	TM R1,IM	BIT r1.b		
В	8	DECW RR1	DECW IR1	PUSHUD IR1,R2	PUSHUI IR1,R2	MULT R2,RR1	MULT IR2,RR1	MULT IM,RR1	LD r1, x, r2		
В	9	RL R1	RL IR1	POPUD IR2,R1	POPUI IR2,R1	DIV R2,RR1	DIV IR2,RR1	DIV IM,RR1	LD r2, x, r1		
L	A	INCW RR1	INCW IR1	CP r1,r2	CP r1,Ir2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL		
E	В	CLR R1	CLR IR1	XOR r1,r2	XOR r1,Ir2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL		
	С	RRC R1	RRC IR1	CPIJE Ir,r2,RA	LDC r1,Irr2	LDW RR2,RR1	LDW IR2,RR1	LDW RR1,IML	LD r1, lr2		
Н	D	SRA R1	SRA IR1	CPIJNE Irr,r2,RA	LDC r2,Irr1	CALL IA1		LD IR1,IM	LD Ir1, r2		
E	Е	RR R1	RR IR1	LDCD r1,Irr2	LDCI r1,Irr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, Irr2, xs		
Х	F	SWAP R1	SWAP IR1	LDCPD r2,Irr1	LDCPI r2,Irr1	CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, Irr1, xs		

Table 6-5. OPCODE Quick Reference



	OPCODE MAP												
	LOWER NIBBLE (HEX)												
	_	8	9	А	В	С	D	Е	F				
U	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NEXT				
Р	1	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	ENTER				
Р	2								EXIT				
E	3								WFI				
R	4								SB0				
	5								SB1				
N	6								IDLE				
I	7	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	STOP				
В	8								DI				
В	9								EI				
L	A								RET				
E	В								IRET				
	С								RCF				
Н	D	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	SCF				
E	E								CCF				
Х	F	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NOP				



CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Binary	Mnemonic	Description	Flags Set
0000	F	Always false	-
1000	Т	Always true	-
0111 ⁽¹⁾	С	Carry	C = 1
1111 ⁽¹⁾	NC	No carry	C = 0
0110 ⁽¹⁾	Z	Zero	Z = 1
1110 ⁽¹⁾	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110 ⁽¹⁾	EQ	Equal	Z = 1
1110 ⁽¹⁾	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	(Z OR (S XOR V)) = 0
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1
1111 ⁽¹⁾	UGE	Unsigned greater than or equal	C = 0
0111 ⁽¹⁾	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1

Table	6-6.	Condition	Codes
IUNIO	•••	oonantion	00000

NOTES:

 It indicate condition codes which are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used. Following a CP instruction, you would probably want to use the instruction EQ.

2. For operations using unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



INSTRUCTION DESCRIPTIONS

This Chapter contains detailed information and programming examples for each instruction in the S3C8-series instruction set. Information is arranged in a consistent format for improved readability and for quick reference. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Flag settings that may be affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction



ADC — Add with Carry

ADC dst,src

Operation: dst \leftarrow dst + src + c

The source operand, along with the carry flag setting, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple-precision arithmetic, this instruction lets the carry value from the addition of low-order operands be carried into the addition of high-order operands.

Flags:

- **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
- D: Always cleared to "0".
- **H:** Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr I <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	12	r	r
				6	13	r	lr
орс	src	dst	3	6	14	R	R
					15	R	IR
орс	dst	src	3	6	16	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1,R2	\rightarrow	R1 = 14H, R2 = 03H
ADC	R1,@R2	\rightarrow	R1 = 1BH, R2 = 03H
ADC	01H,02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADC	01H,@02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADC	01H,#11H	\rightarrow	Register 01H = 32H

In the first example, the destination register R1 contains the value 10H, the carry flag is set to "1" and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in the register R1.



ADD-Add

- ADD dst,src
- **Operation:** dst \leftarrow dst + src

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.

Flags:

- **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.
 - Z: Set if the result is "0"; cleared otherwise.
 - S: Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
 - **D:** Always cleared to "0".
 - **H:** Set if a carry from the low-order nibble occurred.

Format:

			Byt	es Cy	cles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2		4	02	r	r
					6	03	r	lr
орс	src	dst	3		6	04	R	R
						05	R	IR
орс	dst	src	3		6	06	R	IM

Examples:

ples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

\rightarrow	R1 = 15H, R2 = 03H
\rightarrow	R1 = 1CH, R2 = 03H
\rightarrow	Register 01H = 24H, register 02H = 03H
\rightarrow	Register 01H = 2BH, register 02H = 03H
\rightarrow	Register 01H = 46H
	\rightarrow \rightarrow \rightarrow

In the first example, the destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1,R2" adds 03H to 12H, leaving the value 15H in the register R1.



AND — Logical AND

AND dst,src

Operation: dst \leftarrow dst AND src

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation causes a "1" bit to be stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags:

- Z: Set if the result is "0": cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Always cleared to "0".
 - D: Unaffected.

C: Unaffected.

H: Unaffected.

Format:

			Byt	es Cyc	les Opco: (Hex		r Mode <u>src</u>
орс	dst src		2	۷ ک	1 52	r	r
				6	53	r	lr
орс	src	dst	3	6	5 54	R	R
					55	R	IR
орс	dst	src	3	6	5 56	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1,R2	\rightarrow	R1 = 02H, R2 = 03H
AND	R1,@R2	\rightarrow	R1 = 02H, R2 = 03H
AND	01H,02H	\rightarrow	Register 01H = 01H, register 02H = 03H
AND	01H,@02H	\rightarrow	Register 01H = 00H, register 02H = $03H$
AND	01H,#25H	\rightarrow	Register 01H = 21H

In the first example, the destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in the register R1.



BAND - Bit AND

BAND dst,src.b

BAND dst.b,src

Operation: $dst(0) \leftarrow dst(0)$ AND src(b)

or

 $dst(b) \leftarrow dst(b) AND src(0)$

The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or the source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	src	3	6	67	rO	Rb
орс	src b 1	dst	3	6	67	Rb	rO

NOTE: In the second byte of the 3-byte instruction formats, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples:	Given: R1 = 07H and register 01H = 05H:									
	BAND	R1,01H.1	\rightarrow	R1 = 06H, register 01H = 05H						

BAND 01H.1,R1 \rightarrow Register 01H = 05H, R1 = 07H

In the first example, the source register 01H contains the value 05H (00000101B) and the destination working register R1 contains 07H (00000111B). The statement "BAND R1,01H.1" ANDs the bit 1 value of the source register ("0") with the bit 0 value of the register R1 (destination), leaving the value 06H (00000110B) in the register R1.



BCP — Bit Compare

BCP dst,src.b

Operation: dst(0) – src(b)

The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags:

- C: Unaffected.
 - Z: Set if the two bits are the same; cleared otherwise.
 - S: Cleared to "0".
 - V: Undefined.
 - D: Unaffected.
 - H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr Mode	
					(Hex)	<u>dst</u>	<u>src</u>
орс	dst b 0	src	3	6	17	rO	Rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "0" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H and register 01H = 01H:

BCP R1,01H.1 \rightarrow R1 = 07H, register 01H = 01H

If the destination working register R1 contains the value 07H (00000111B) and the source register 01H contains the value 01H (0000001B), the statement "BCP R1,01H.1" compares bit one of the source register (01H) and bit zero of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the FLAGS register (0D5H).



BITC — Bit Complement

BITC dst.b

Operation: $dst(b) \leftarrow NOT dst(b)$

> This instruction complements the specified bit within the destination without affecting any other bit in the destination.

Flags:

C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst b 0	2	4	57	rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H

> BITC R1.1 R1 = 05H \rightarrow

If the working register R1 contains the value 07H (00000111B), the statement "BITC R1.1" complements bit one of the destination and leaves the value 05H (00000101B) in the register R1. Because the result of the complement is not "0", the zero flag (Z) in the FLAGS register (0D5H) is cleared.



BITR — Bit Reset

BITR	dst.b							
Operation:	$dst(b) \leftarrow 0$	dst(b) $\leftarrow 0$						
	The BITR instruction clears the specified bit the destination.	within the de	stination wit	hout affecting	any other bit in			
Flags:	No flags are affected.							
Format:								
		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>			
	opc dst b 0	2	4	77	rb			
	NOTE: In the second byte of the instruction forr address "0" is three bits, and the LSB ad				ne bit			
Example:	Given: R1 = 07H:							
	BITR R1.1 \rightarrow R1 =	05H						
	If the value of the working register R1 is 07H one of the destination register R1, leaving the	•			R1.1" clears bit			



BITS — Bit Set

BITS	dst.b					
Operation:	$dst(b) \leftarrow 1$					
	The BITS instruction sets the specified bit within the one of the destination.	destination witho	ut affecting an	y other bit in		
Flags:	No flags are affected.					
Format:						
	Byt	es Cycles	Opcode (Hex)	Addr Mode <u>dst</u>		
	opc dst b 1 2	2 4	77	rb		
	NOTE: In the second byte of the instruction format, the d address "b" is three bits, and the LSB address va			bit		
Example:	Given: R1 = 07H:					
	BITS R1.3 \rightarrow R1 = 0FH					
	If the working register R1 contains the value 07H (00000111B), the statement "BITS R1.3" sets bit three of the destination register R1 to "1", leaving the value 0FH (00001111B).					



BOR — Bit OR

- BOR dst,src.b
- BOR dst.b,src
- $\textbf{Operation:} \qquad dst(0) \ \leftarrow \ dst(0) \ OR \ src(b)$
 - or
 - $dst(b) \leftarrow dst(b) \text{ OR } src(0)$

The specified bit of the source (or the destination) is logically ORed with bit zero (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	SrC	3	6	07	r0	Rb
орс	src b 1	dst	3	6	07	Rb	r0

NOTE: In the second byte of the 3-byte instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit.

Examples:

Given: R1 = 07H and register 01H = 03H:

BOR	R1, 01H.1	\rightarrow	R1 = 07H, register 01H = 03H
BOR	01H.2, R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, the destination working register R1 contains the value 07H (00000111B) and the source register 01H the value 03H (00000011B). The statement "BOR R1,01H.1" logically ORs bit one of the register 01H (source) with bit zero of R1 (destination). This leaves the same value (07H) in the working register R1.

In the second example, the destination register 01H contains the value 03H (00000011B) and the source working register R1 the value 07H (00000111B). The statement "BOR 01H.2,R1" logically ORs bit two of the register 01H (destination) with bit zero of R1 (source). This leaves the value 07H in the register 01H.



BTJRF — Bit Test, Jump Relative on False

BTJRF dst,src.b

Operation: If src(b) is a "0", then PC \leftarrow PC + dst

The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is currently in the program counter. Otherwise, the instruction following the BTJRF instruction is executed.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
	(note)				(Hex)	<u>dst</u>	src
орс	src b 0	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRF SKIP,R1.3 \rightarrow PC jumps to SKIP location

If the working register R1 contains the value 07H (00000111B), the statement "BTJRF SKIP,R1.3" tests bit 3. Because it is "0", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP (Remember that the memory location must be within the allowed range of + 127 to - 128).



.

BTJRT — Bit Test, Jump Relative on True

BTJRT dst,src.b

Operation: If src(b) is a "1", then $PC \leftarrow PC + dst$

The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC. Otherwise, the instruction following the BTJRT instruction is executed.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
	(note)				(Hex)	dst	src
орс	src b 1	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRT SKIP,R1.1

If the working register R1 contains the value 07H (00000111B), the statement "BTJRT SKIP,R1.1" tests bit one in the source register (R1). Because it is a "1", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP.

Remember that the memory location addressed by the BTJRT instruction must be within the allowed range of + 127 to - 128.



BXOR — Bit XOR

BXOR dst,src.b

BXOR dst.b,src

Operation: $dst(0) \leftarrow dst(0) \text{ XOR } src(b)$

or

 $dst(b) \leftarrow dst(b) \text{ XOR } src(0)$

The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or the source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr Mode	
					(Hex)	<u>dst</u>	<u>src</u>
орс	dst b 0	src	3	6	27	rO	Rb
орс	src b 1	dst	3	6	27	Rb	rO

NOTE: In the second byte of the 3-byte instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples:	Given: R1 =	07H (00000111B) and register 01H	= 03H (00000011B):
-----------	-------------	----------------------------------	--------------------

BXOR	R1,01H.1	\rightarrow	R1 = 06H, register 01H = 03H
BXOR	01H.2,R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, the destination working register R1 has the value 07H (00000111B) and the source register 01H has the value 03H (00000011B). The statement "BXOR R1,01H.1" exclusive-ORs bit one of the register 01H (the source) with bit zero of R1 (the destination). The result bit value is stored in bit zero of R1, changing its value from 07H to 06H. The value of the source register 01H is unaffected.



CALL — Call Procedure

CALL Operation:

dst SP \leftarrow SP-1 @SP \leftarrow PCL SP \leftarrow SP-1 @SP \leftarrow PCH PC \leftarrow dst

The contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	3	14	F6	DA
орс	dst	2	12	F4	IRR
орс	dst	2	14	D4	IA

Examples: Given: R0 = 35H, R1 = 21H, PC = 1A47H, and SP = 0002H:

CALL	3521H	\rightarrow	SP = 0000H (Memory locations 0000H = 1AH, 0001H = 4AH, where, 4AH is the address that follows the instruction.)
CALL	@RR0	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)
CALL	#40H	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0002H, the statement "CALL 3521H" pushes the current PC value onto the top of the stack. The stack pointer now points to the memory location 0000H. The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and the stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 0001H (because the two-byte instruction format was used). The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and the stack pointer are the same as in the first example, if the program address 0040H contains 35H and the program address 0041H contains 21H, the statement "CALL #40H" produces the same result as in the second example.



\mathbf{CCF} — Complement Carry Flag

CCF

Operation: $C \leftarrow NOT C$

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero. If C = "0", the value of the carry flag is changed to logic one.

Flags: C: Complemented. No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.



CLR - Clear

CLR	dst
Operation:	dst ← "0"
	The destination location is cleared to "0".

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	B0	R
			4	B1	IR

Examples: Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR	00H	\rightarrow	Register 00H = 00H
CLR	@01H	\rightarrow	Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H.

In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.



${\color{blue}{\textbf{COM}}}-{\color{blue}{\textbf{Complement}}}$

COM dst

Operation: dst \leftarrow NOT dst

The contents of the destination location are complemented (one's complement). All "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst	2	4	60	R
_				4	61	IR

Examples: Give

Given: R1 = 07H and register 07H = 0F1H:

COM	R1	\rightarrow	R1 = 0F8H
COM	@R1	\rightarrow	R1 = 07H, register $07H = 0EH$

In the first example, the destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and logic zeros to logic ones, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of the destination register 07H (11110001B), leaving the new value 0EH (00001110B).



$\boldsymbol{\mathsf{CP}}-\boldsymbol{\mathsf{Compare}}$

CP Operation:	dst,src dst–src						
	The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by th comparison.						
Flags:	C: Set if a "borrow" occurred (src > dst); cleared otherwise.						
	Z: Set if the result is "0"; cleared otherwise.						
	S: Set if the result is negative; cleared otherwise.						
	V: Set if arithmetic overflow occurred; cleared otherwise.						
	D: Unaffected.						
	H: Unaffected.						

Format:

			Bytes	S Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	A2	r	r
				6	A3	r	lr
орс	src	dst	3	6	A4	R	R
				6	A5	R	IR
орс	dst	SrC	3	6	A6	R	IM

Examples:

1. Given: R1 = 02H and R2 = 03H:

 $\label{eq:cp} \mathsf{CP} \qquad \mathsf{R1},\mathsf{R2} \qquad \rightarrow \qquad \mathsf{Set \ the \ C \ and \ S \ flags}$

The destination working register R1 contains the value 02H and the source register R2 contains the value 03H. The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, the C and the S flag values are "1".

2. Given: R1 = 05H and R2 = 0AH:

CP	R1,R2				
JP	UGE,SKIP				
INC	R1				
SKIP	LD R3,R1				

In this example, the destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06H remains in the working register R3.



CPIJE — Compare, Increment, and Jump on Equal

CPIJE dst,src,RA

Operation: If dst-src = "0", PC \leftarrow PC + RA Ir \leftarrow Ir + 1

The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags: No flags are affected.

Format:

				I	Bytes	Cycles	Opcode (Hex)	_	
орс	src	dst	RA		3	12	C2	r	lr

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 02H:

CPIJE R1,@R2,SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

In this example, the working register R1 contains the value 02H, the working register R2 the value 03H, and the register 03 contains 02H. The statement "CPIJE R1,@R2,SKIP" compares the @R2 value 02H (00000010B) to 02H (00000010B). Because the result of the comparison is *equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04H.

Remember that the memory location addressed by the CPIJE instruction must be within the allowed range of + 127 to - 128.



CPIJNE — Compare, Increment, and Jump on Non-Equal

CPIJNE dst,src,RA

Operation: If dst-src \neq "0", PC \leftarrow PC + RA

 $lr \ \leftarrow \ lr \ + \ 1$

The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise the instruction following the CPIJNE instruction is executed. In either case the source pointer is incremented by one before the next instruction.

Flags: No flags are affected.

Format:

				В	ytes	Cycles	Opcode	Addr I	Mode
							(Hex)	<u>dst</u>	<u>src</u>
орс	src	dst	RA		3	12	D2	r	Ir

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 04H:

CPIJNE R1,@R2,SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

The working register R1 contains the value 02H, the working register R2 (the source pointer) the value 03H, and the general register 03 the value 04H. The statement "CPIJNE R1,@R2,SKIP" subtracts 04H (00000100B) from 02H (0000010B). Because the result of the comparison is *non-equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04H.

Remember that the memory location addressed by the CPIJNE instruction must be within the allowed range of + 127 to - 128.



DA — Decimal Adjust

DA

Operation: dst \leftarrow DA dst

dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed (The operation is undefined if the destination operand is not the result of a valid addition or subtraction of BCD digits):

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
	0	0—9	0	0–9	00	0
	0	0–8	0	A–F	06	0
	0	0—9	1	0–3	06	0
ADD	0	A–F	0	0–9	60	1
ADC	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0–9	60	1
	1	0–2	0	A–F	66	1
	1	0–3	1	0–3	66	1
	0	0—9	0	0–9	00 = -00	0
SUB	0	0–8	1	6–F	FA = -06	0
SBC	1	7–F	0	0–9	A0 = -60	1
	1	6–F	1	6–F	9A = -66	1

Flags: C: Set if there was a carry from the most significant bit; cleared otherwise (see table).

- **Z:** Set if result is "0"; cleared otherwise.
- S: Set if result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	40	R
			4	41	IR



DA — Decimal Adjust

DA (Continued)

Example:

Given: The working register R0 contains the value 15 (BCD), the working register R1 contains 27 (BCD), and the address 27H contains 46 (BCD):

ADD	R1,R0	;	$C \leftarrow$ "0", $H \leftarrow$ "0", Bits 4–7 = 3, bits 0–3 = C, R1 \leftarrow 3CH
DA	R1	;	$R1 \leftarrow 3CH + 06$

If an addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using the standard binary arithmetic:

The DA instruction adjusts this result so that the correct BCD representation is obtained:

Assuming the same values given above, the statements

SUB	27H,R0		$C \leftarrow$ "0", $H \leftarrow$ "0", Bits 4–7 = 3, bits 0–3 = 1
DA	@R1	;	@R1 ← 31–0

leave the value 31 (BCD) in the address 27H (@R1).



DEC - Decrement

DEC

Operation: dst \leftarrow dst-1

dst

The contents of the destination operand are decremented by one.

- Flags: C: Unaffected.
 - Z: Set if the result is "0"; cleared otherwise.
 - S: Set if result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
opc d	lst	2	4	00	R
			4	01	IR

Examples: Given: R1 = 03H and register 03H = 10H:

DEC	R1	\rightarrow	R1 = 02H
DEC	@R1	\rightarrow	Register 03H = 0FH

In the first example, if the working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.



DECW — Decrement Word

DECW	dst						
Operation:	dst ← dst – 1						
	The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one.					•	
Flags:	 C: Unaffected. Z: Set if the result is "0"; cleared otherwise. S: Set if the result is negative; cleared otherwise. V: Set if arithmetic overflow occurred; cleared otherwise. D: Unaffected. H: Unaffected. 						
Format:							
				Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst		2	8	80	RR
Examples:	Given: R) = 12H, R1 =	34H, R2 = 30H, re	gister 30H	8 = 0FH, and	81 register 31H	IR = 21H:
	DECW DECW	RR0 @R2		H, R1 = 33I 30H = 0F	H H, register 3	81H = 20H	
	value 34H.	. The statement	estination register R0 "DECW RR0" addr value of R1 by one,	esses R0 a	nd the follow		
NOTE:	-	•	ccur if you use a Zero t ecommended to use DI				
	LOOP LD	DECW R2,R1	RR0				

OR R2,R0

JR NZ,LOOP



DI — Disable Interrupts

DI

Operation: SYM (0) \leftarrow 0

Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	8F

Example: Given: SYM = 01H:

DI

If the value of the SYM register is 01H, the statement "DI" leaves the new value 00H in the register and clears SYM.0 to "0", disabling interrupt processing.



DIV — Divide (Unsigned)

DIV dst,src **Operation:** dst ÷ src dst (UPPER) ← REMAINDER dst (LOWER) \leftarrow QUOTIENT The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is $\geq 2^8$, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers. **C:** Set if the V flag is set and the quotient is between 2^8 and $2^9 - 1$; cleared otherwise. Flags: **Z:** Set if the divisor or the quotient = "0"; cleared otherwise. **S:** Set if MSB of the quotient = "1"; cleared otherwise. V: Set if the quotient is $\geq 2^8$ or if the divisor = "0"; cleared otherwise. D: Unaffected. H: Unaffected. Format: **Bytes** Cycles Opcode Addr Mode (Hex) <u>dst</u> <u>src</u> 3 $2^{6}/10$ * 94 RR R opc src dst 2⁶/10 * 95 RR IR $2^{6}/10$ * 96 RR IM Execution takes 10 cycles if the divide-by-zero is attempted, otherwise, it takes 2⁶ cycles. Examples: Given: R0 = 10H, R1 = 03H, R2 = 40H, register 40H = 80H: DIV RR0, R2 R0 = 03H, R1 = 40H \rightarrow DIV RR0, @R2 \rightarrow R0 = 03H, R1 = 20HR0 = 03H, R1 = 80HDIV RR0,#20H \rightarrow In the first example, the destination working register pair RR0 contains the values 10H (R0) and 03H (R1), and the register R2 contains the value 40H. The statement "DIV RR0,R2" divides the 16-bit RR0 value by the 8-bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03H and R1 contains 40H. The 8-bit remainder is stored in the upper half of the

destination register RR0 (R0) and the quotient in the lower half (R1).



DJNZ — Decrement and Jump if Non-Zero

DJNZ	r,dst					
Operation:	$r \leftarrow r - 1$ If $r \neq 0$, PC \leftarrow PC + dst					
	The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC. The range of the relative address is $+$ 127 to $-$ 128, and the original value of the PC is taken to be the address of the instruction byte following the DJNZ statement.					
NOTE:	In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0C0H to 0CFH with SRP, SRP0 or SRP1 instruction.					
Flags:	No flags are	affected.				
Format:						
			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	r opc	dst	2	8 (jump taken)	rA	RA
				8 (no jump)	r = 0 to F	

Example:

Given: R1 = 02H and LOOP is the label of a relative address:

SRP #0C0H DJNZ R1,LOOP

DJNZ is typically used to control a "loop" of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, the working register R1 contains the value 02H, and LOOP is the label for a relative address.

The statement "DJNZ R1, LOOP" decrements the register R1 by one, leaving the value 01H. Because the contents of R1 after the decrement are non-zero, the jump is taken to the relative address specified by the LOOP label.



EI — Enable Interrupts

ΕI

Operation: SYM (0) \leftarrow 1

The EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have the highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when the EI instruction is executed.

Flags: No flags are affected.

Format:

Example:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	9F
Given: SYM = 00H:			

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 01H, enabling all interrupts. (SYM.0 is the enable bit for global interrupt processing.)

ENTER — Enter

ENTER

Operation:

 $\begin{array}{l} \mathsf{SP} \leftarrow \mathsf{SP}-2\\ @\mathsf{SP} \leftarrow \mathsf{IP}\\ \mathsf{IP} \leftarrow \mathsf{PC}\\ \mathsf{PC} \leftarrow @\mathsf{IP}\\ \mathsf{IP} \leftarrow \mathsf{IP}+2 \end{array}$


This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	14	1F

Example: The diagram below shows an example of how to use an ENTER statement.





EXIT — Exit

EXIT

Operation:

 $\begin{array}{rrrr} \mathsf{IP} & \leftarrow & @\mathsf{SP} \\ \mathsf{SP} & \leftarrow & \mathsf{SP} + 2 \\ \mathsf{PC} & \leftarrow & @\mathsf{IP} \\ \mathsf{IP} & \leftarrow & \mathsf{IP} + 2 \end{array}$

This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.


Flags: No flags are affected.

Format:

	Bytes	s Cycles	Opcode (Hex)
орс	1	16	2F

Example:

ble: The diagram below shows an example of how to use an EXIT statement.





IDLE — Idle Operation

IDLE

Operation:	(See description)
	The IDLE instruction stops the CPU clock while allowing the system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.
Flags:	No flags are affected.
Format:	

	Bytes	Cycles	Opcode	Addr	Mode
			(Hex)	<u>dst</u>	<u>src</u>
орс	1	4	6F	-	-

Example: The instruction **IDLE** stops the CPU clock but it does not stop the system clock.



INC - Increment

INC

Operation: dst \leftarrow dst + 1

dst

The contents of the destination operand are incremented by one.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
dst opc		1	4	rE	r
				r = 0 to F	
[]		1			
орс	dst	2	4	20	R
			4	21	IR

Examples: Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

 $\begin{array}{rrrr} \text{INCR0} & \rightarrow & \text{R0} = 1\text{CH} \\ \text{INC00H} & \rightarrow & \text{Register 00H} = 0\text{DH} \\ \text{INC}@\text{R0} & \rightarrow & \text{R0} = 1\text{BH}, \text{register 01H} = 10\text{H} \end{array}$

In the first example, if the destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The second example shows the effect an INC instruction has on the register at the location 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of the register 1BH from 0FH to 10H.



INCW — Increment Word

INCW dst

Operation: dst \leftarrow dst + 1

The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16-bit value that is incremented by one.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
ſ	орс	dst	2	8	A0	RR
_				8	A1	IR

Examples: (Given: R	RO = 1	1AH, R1 ÷	= 02H.	register 02H =	= 0FH.	and register 03H = 0FFH	1 :
-------------	----------	--------	-----------	--------	----------------	--------	-------------------------	----------------

INCW	RR0	\rightarrow	R0 = 1AH, R1 = 03H
INCW	@R1	\rightarrow	Register 02H = $10H$, register 03H = $00H$

In the first example, the working register pair RR0 contains the value 1AH in the register R0 and 02H in the register R1. The statement "INCW RR0" increments the 16-bit destination by one, leaving the value 03H in the register R1. In the second example, the statement "INCW @R1" uses Indirect Register (IR) addressing mode to increment the contents of the general register 03H from 0FFH to 00H and the register 02H from 0FH to 10H.

NOTE: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, it is recommended to use the INCW instruction as shown in the following example:

20
2,R1
2,R0
Z,LOOP
2



IRET — Interrupt Return

IRET	IRET (Normal)	iRET (Fast)
Operation:	$FLAGS \leftarrow @SP$	$PC\leftrightarrowIP$
	$SP \leftarrow SP + 1$	$FLAGS \leftarrow FLAGS'$
	$PC \leftarrow @SP$	$FIS \leftarrow 0$

 $SP \leftarrow SP + 2$ $SYM(0) \leftarrow 1$

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.

 Flags:
 All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
орс	1	12	BF
IRET (Fast)	Bytes	Cycles	Opcode (Hex)
орс	1	6	BF

Example: In the figure below, the instruction pointer is initially loaded with 100H in the main program before interrupt are enabled. When an interrupt occurs, the program counter and the instruction pointer are swapped. This causes the PC to jump to the address 100H and the IP to keep the return address. The last instruction in the service routine is normally a jump to IRET at the address FFH.

This loads the instruction pointer with 100H "again" and causes the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100H.

0H	
FFH	IRET
100H	Interrupt Service Routine
	JP to FFH
FFFFH	

NOTE:

: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last tow instruction. The IRET cannot be immediately proceeded by an instruction which clears the interrupt status (as with a reset of the IPR register).

JP – JUMP

- JP cc,dst (Conditional)
- JP dst (Unconditional)
- **Operation:** If cc is true, PC \leftarrow dst

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true, otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: (1)

(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
cc opc	dst	3	8	ccD	DA
				cc = 0 to F	
орс	dst	2	8	30	IRR
NOTEO					

NOTES:

- 1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
- 2. In the first byte of the 3-byte instruction format (conditional jump), the condition code and the OPCODE are both four bits.

Examples: Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H

JP	C,LABEL_W	\rightarrow	LABEL_W = 1000H, PC = 1000H
JP	@00H	\rightarrow	PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.



JR — Jump Relative

JR cc,dst

Operation: If cc is true, PC \leftarrow PC + dst

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter, otherwise, the instruction following the JR instruction is executed. (See the list of condition codes at the beginning of this chapter).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

		Ву	rtes	Cycles	Opcode	Addr Mode
(note)					(Hex)	dst
cc opc	dst		2	6	ccB	RA
					cc = 0 to F	

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits in length.

Example: Given: The carry flag = "1" and LABEL_X = 1FF7H:

JR C,LABEL_X \rightarrow PC = 1FF7H

If the carry flag is set (that is, if the condition code is "true"), the statement "JR C,LABEL_X" will pass control to the statement whose address is currently in the program counter. Otherwise, the program instruction following the JR will be executed.



LD - LOAD

dst,src

Operation: dst \leftarrow src

-

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

LD

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
dst opc	src		2	4	rC	r	IM
				4	r8	r	R
src opc	dst		2	4	r9	R	r
					r = 0 to F		
орс	dst src		2	4	C7	r	lr
				4	D7	lr	r
орс	src	dst	3	6	E4	R	R
				6	E5	R	IR
орс	dst	src	3	6	E6	R	IM
				6	D6	IR	IM
орс	src	dst	3	6	F5	IR	R
]				
орс	dst src	Х	3	6	87	r	x [r]
]	_			
орс	src dst	X	3	6	97	x [r]	r



LD - Load

LD (Continued) **Examples:** Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH: LD R0,#10H R0 = 10H \rightarrow LD R0.01H R0 = 20H, register 01H = 20H \rightarrow Register 01H = 01H, R0 = 01HLD 01H,R0 \rightarrow R1 = 20H, R0 = 01HLD R1,@R0 \rightarrow R0 = 01H, R1 = 0AH, register 01H = 0AHLD @R0,R1 \rightarrow LD 00H,01H \rightarrow Register 00H = 20H, register 01H = 20H Register 02H = 20H, register 00H = 01H LD 02H,@00H \rightarrow LD 00H.#0AH \rightarrow Register 00H = 0AHLD @00H,#10H \rightarrow Register 00H = 01H, register 01H = 10H LD @00H,02H Register 00H = 01H, register 01H = 02, \rightarrow register 02H = 02H LD R0,#LOOP[R1] R0 = 0FFH, R1 = 0AH \rightarrow LD #LOOP[R0],R1 Register 31H = 0AH, R0 = 01H, R1 = 0AH \rightarrow



LDB — Load Bit

LDB dst,src.b

LDB dst.b,src

Operation: $dst(0) \leftarrow src(b)$

or

 $dst(b) \ \leftarrow \ src(0)$

The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: No flags are affected.

Format:

			Byte	s Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	SrC	3	6	47	rO	Rb
орс	src b 1	dst	3	6	47	Rb	rO

NOTE: In the second byte of the instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples:

Given: R0 = 06H and general register 00H = 05H:

LDB	R0,00H.2	\rightarrow	R0 = 07H, register $00H = 05H$
LDB	00H.0,R0	\rightarrow	R0 = 06H, register $00H = 04H$

In the first example, the destination working register R0 contains the value 06H and the source general register 00H the value 05H. The statement "LD R0,00H.2" loads the bit two value of the 00H register into bit zero of the R0 register, leaving the value 07H in the register R0.

In the second example, 00H is the destination register. The statement "LD 00H.0,R0" loads bit zero of the register R0 to the specified bit (bit zero) of the destination register, leaving 04H in the general register 00H.



LDC/LDE — Load Memory

LDE dst,src

Operation: dst \leftarrow src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "Irr" or "rr" values an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
1.	орс	dst src			2	10	C3	r	Irr
2.	орс	src dst			2	10	D3	Irr	r
3.	орс	dst src	XS]	3	12	E7	r	XS [rr]
4.	орс	src dst	XS]	3	12	F7	XS [rr]	r
5.	орс	dst src	XLL	XL _H	4	14	A7	r	XL [rr]
6.	орс	src dst	XLL	XL _H	4	14	B7	XL [rr]	r
7.	орс	dst 0000	DA _L	DA _H	4	14	A7	r	DA
8.	орс	src 0000	DAL	DA _H	4	14	B7	DA	r
9.	орс	dst 0001	DAL	DA _H	4	14	A7	r	DA
10.	орс	src 0001	DAL	DA _H	4	14	B7	DA	r

NOTES:

1. The source (src) or the working register pair [rr] for formats 5 and 6 cannot use the register pair 0–1.

2. For the formats 3 and 4, the destination "XS [rr]" and the source address "XS [rr]" are both one byte.

3. For the formats 5 and 6, the destination "XL [rr] and the source address "XL [rr]" are both two bytes.

- 4. The DA and the r source values for the formats 7 and 8 are used to address program memory. The second set of values, used in the formats 9 and 10, are used to address data memory.
- 5. LDE instruction can be used to read/write the data of 64-Kbyte data memory.



LDC/LDE - Load Memory

LDC/LDE	(Continued)								
Examples:	Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H; Program memory locations 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H.									
		External data memory loca		ns = 7DH, and 1104H = 98H:						
	LDC	R0,@RR2	л	$R0 \leftarrow \text{contents of program memory location 0104H};$						
	LDC		:	R0 = 1AH, R2 = 01H, R3 = 04H						
	LDE	R0,@RR2	, ,	$R0 \leftarrow$ contents of external data memory location 0104H;						
			;	R0 = 2AH, R2 = 01H, R3 = 04H						
	LDC	@RR2,R0	;	11H (contents of R0) is loaded into program memory						
			;	location 0104H (RR2); R0, R2, R3 \rightarrow no change						
	LDE	@RR2,R0	;	11H (contents of R0) is loaded into external data						
				memory						
			;	location 0104H (RR2); R0, R2, R3 \rightarrow no change						
	LDC	R0,#01H[RR2]	;	$R0 \leftarrow$ contents of program memory location 0105H						
			,	(01H + RR2); R0 = 6DH, R2 = 01H, R3 = 04H						
	LDE	R0,#01H[RR2]	,	$R0 \leftarrow$ contents of external data memory location 0105H						
				(01H + RR2); R0 = 7DH, R2 = 01H, R3 = 04H						
	LDC	#01H[RR2],R0	;	11H (contents of R0) is loaded into program memory						
		#0111[[((\2],)(0	,	location						
				0105H (01H + 0104H)						
	LDE	#01H[RR2],R0	:	11H (contents of R0) is loaded into external data						
			,	memory						
			;	location 0105H (01H + 0104H)						
	LDC	R0,#1000H[RR2]	;	$R0 \leftarrow contents of program memory location 1104H$						
			;	(1000H + 0104H); R0 = 88H, R2 = 01H, R3 = 04H						
	LDE	R0,#1000H[RR2]	;	R0 ← contents of external data memory location						
				1104H						
			;	(1000H + 0104H); R0 = 98H, R2 = 01H, R3 = 04H						
	LDC	R0,1104H	;	$R0 \leftarrow$ contents of program memory location 1104H						
			;	R0 = 88H						
	LDE	R0,1104H	;	$R0 \leftarrow$ contents of external data memory location						
				1104H;						
			;	R0 = 98H						
	LDC	1105H,R0	;	11H (contents of R0) is loaded into program memory						
				location						
	LDE	1105H,R0	;	1105H; (1105H) \leftarrow 11H 11H (contents of R0) is loaded into external data						
	LDE	11001,60	,	memory						
				location 1105H; (1105H) \leftarrow 11H						
			,							

NOTE:

The LDC and the LDE instructions are not supported by masked ROM type devices.



LDCD/LDED — Load Memory and Decrement

LDED dst,src

Operation: dst \leftarrow src

 $rr \leftarrow rr - 1$

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD refers to program memory and LDED refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)		
орс	dst src	2	10	E2	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and external data memory location 1033H = 0DDH:

LDCD	R8,@RR6	 OCDH (contents of program memory location 1033H) is loaded into R8 and RR6 is decremented by one;
LDED	R8,@RR6	 ; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 ← RR6 – 1) ; 0DDH (contents of data memory location 1033H) is loaded ; into R8 and RR6 is decremented by one (RR6 ← RR6 – 1); ; R8 = 0DDH, R6 = 10H, R7 = 32H

NOTE: LDED instruction can be used to read/write the data of 64-Kbyte data memory.



LDCI/LDEI — Load Memory and Increment

LDCI	dst,src
	401,010

- LDEI dst,src
- **Operation:** dst \leftarrow src

```
rr \leftarrow rr + 1
```

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected. LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	<u>dst</u>	<u>src</u>
орс	dst src	2	10	E3	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:

LDCI	R8,@RR6	;	0CDH (contents of program memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1); R8 = 0CDH, R6 = 10H, R7 = 34H
LDEI	R8,@RR6	, ,	R8 = 0CDH, $R6 = 10H$, $R7 = 34H0DDH$ (contents of data memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1); R8 = 0DDH, R6 = 10H, R7 = 34H

NOTE: LDEI instruction can be used to read/write the data of 64-Kbyte data memory.



LDCPD/LDEPD — Load Memory with Pre-Decrement

LDEPD dst,src

Operation: $rr \leftarrow rr - 1$

 $\mathsf{dst} \, \leftarrow \, \mathsf{src}$

These instructions are used for block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for external data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	src dst			2	14	F2	Irr	r
Examples:	Given: R) = 77H, R6 = 3	0H, and R7	= 00H	:				
	LDCPD	@RR6,R0	- , ,	; (RR6 \leftarrow RR6 – 1) ; 77H (the contents of R0) is loaded into program memor ; location 2FFFH (3000H – 1H); ; R0 = 77H, R6 = 2FH, R7 = 0FFH					nemory
	LDEPD	@RR6,R0		; (RR6 ← RR6 – 1) ; 77H (the contents of R0) is loaded into external data memory ; location 2FFFH (3000H – 1H);					ata

NOTE: LDEPD instruction can be used to read/write the data of 64-Kbyte data memory.



LDCPI/LDEPI — Load Memory with Pre-Increment

LDCPI	dst,src
-------	---------

LDEPI dst,src

Operation: $rr \leftarrow rr + 1$

 $\mathsf{dst} \ \leftarrow \ \mathsf{src}$

These instructions are used for block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	src dst			2	14	F3	Irr	r
Examples:	Given: R) = 7FH, R6	= 21H, and R7	7 = 0FF	H:				
	LDCPI	@RR6,R0	- 3 - 3 - 3 - 3 - 3	7FH (tl locatio	n 2200H (,		rogram n	nemory
	LDEPI	@RR6,R0	n	 ; (RR6 ← bRR6 + 1) ; 7FH (the contents of R0) is loaded into external data memory ; location 2200H (21FFH + 1H); ; R0 = 7FH, R6 = 22H, R7 = 00H 				ata	

NOTE: LDEPI instruction can be used to read/write the data of 64-Kbyte data memory.



LDW — Load Word

LDW dst,src

Operation: dst \leftarrow src

The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	src	dst	3	8	C4	RR	RR
				8	C5	RR	IR
		1	1				
орс	dst	src	4	8	C6	RR	IML

Examples: Given: R4 = 06H, R5 = 1CH, R6 = 05H, R7 = 02H, register 00H = 1AH, register 01H = 02H, register 02H = 03H, and register 03H = 0FH

LDW	RR6,RR4	\rightarrow	R6 = 06H, R7 = 1CH, R4 = 06H, R5 = 1CH
LDW	00H,02H	\rightarrow	Register 00H = 03H, register 01H = 0FH,
			register 02H = 03H, register 03H = 0FH
LDW	RR2,@R7	\rightarrow	R2 = 03H, R3 = 0FH,
LDW	04H,@01H	\rightarrow	Register 04H = 03H, register 05H = 0FH
LDW	RR6,#1234H	\rightarrow	R6 = 12H, R7 = 34H
LDW	02H,#0FEDH	\rightarrow	Register 02H = 0FH, register 03H = 0EDH

In the second example, please note that the statement "LDW 00H,02H" loads the contents of the source word 02H and 03H into the destination word 00H and 01H. This leaves the value 03H in the general register 00H and the value 0FH in the register 01H.

Other examples show how to use the LDW instruction with various addressing modes and formats.



MULT — Multiply (Unsigned)

MULT dst,src

Operation: dst \leftarrow dst \times src

The 8-bit destination operand (the even numbered register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags:

C: Set if the result is > 255; cleared otherwise.

- Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if MSB of the result is a "1"; cleared otherwise.
- V: Cleared.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	src	dst	3	22	84	RR	R
				22	85	RR	IR
				22	86	RR	IM

Examples:

: Given: Register 00H = 20H, register 01H = 03H, register 02H = 09H, register 03H = 06H:

MULT	00H, 02H	\rightarrow	Register 00H = 01H, register 01H = $20H$,
			register 02H = 09H
MULT	00H, @01H	\rightarrow	Register $00H = 00H$, register $01H = 0C0H$
MULT	00H, #30H	\rightarrow	Register 00H = 06H, register 01H = 00H

In the first example, the statement "MULT 00H,02H" multiplies the 8-bit destination operand (in the register 00H of the register pair 00H, 01H) by the source register 02H operand (09H). The 16-bit product, 0120H, is stored in the register pair 00H, 01H.



NEXT - Next

NEXT

Operation: $PC \leftarrow @IP$

 $IP \leftarrow IP + 2$


The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	10	0F

Example: The following diagram shows an example of how to use the NEXT instruction.





NOP - No Operation

NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to affect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	FF

Example: When the instruction NOP is executed in a program, no operation occurs. Instead, there happens a delay in instruction execution time which is of approximately one machine cycle per each **NOP** instruction encountered.



$\mathbf{OR} - \mathsf{Logical} \; \mathsf{OR}$

OR dst,src

Operation: dst \leftarrow dst OR src

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1", otherwise, a "0" is stored.

Flags:

C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

				Byte	es Cycle	s Opcode (Hex)	e Add <u>dst</u>	r Mode <u>src</u>
	орс	dst src		2	4	42	r	r
					6	43	r	lr
	орс	src	dst	3	6	44	R	R
-					6	45	R	IR
	орс	dst	SrC	3	6	46	R	IM

Examples: Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH

OR	R0,R1	\rightarrow	R0 = 3FH, R1 = 2AH
OR	R0,@R2	\rightarrow	R0 = 37H, R2 = 01H, register 01H = 37H
OR	00H,01H	\rightarrow	Register 00H = 3FH, register 01H = 37H
OR	01H,@00H	\rightarrow	Register 00H = $08H$, register $01H$ = $0BFH$
OR	00H,#02H	\rightarrow	Register 00H = 0AH

In the first example, if the working register R0 contains the value 15H and the register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in the destination register R0.

Other examples show the use of the logical OR instruction with various addressing modes and formats.



$\mathbf{POP} - \mathbf{Pop}$ from Stack

POP	dst

Operation: dst ← @SP

 $SP \leftarrow SP + 1$

The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	8	50	R
			8	51	IR

Examples: Given: Register 00H = 01H, register 01H = 1BH, SPH (0D8H) = 00H, SPL (0D9H) = 0FBH, and stack register 0FBH = 55H:

POP	00H	\rightarrow	Register 00H = 55H, SP = 00FCH
POP	@00H	\rightarrow	Register 00H = 01H, register 01H = 55H, SP = 00FCH

In the first example, the general register 00H contains the value 01H. The statement "POP 00H" loads the contents of the location 00FBH (55H) into the destination register 00H and then increments the stack pointer by one. The register 00H then contains the value 55H and the SP points to the location 00FCH.



POPUD — Pop User Stack (Decrementing)

Operation: dst \leftarrow src

 $\mathsf{IR}\ \leftarrow\ \mathsf{IR}-\mathsf{1}$

This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	<u>dst</u>	<u>src</u>
орс	src	dst	3	8	92	R	IR

Example: Given: Register 00H = 42H (user stack pointer register), register 42H = 6FH, and register 02H = 70H:

POPUD	02H,@00H	\rightarrow	Register 00H = 41H, register 02H = 6FH, register 42H =
			6FH

If the general register 00H contains the value 42H and the register 42H the value 6FH, the statement "POPUD 02H,@00H" loads the contents of the register 42H into the destination register. The user stack pointer is then decremented by one, leaving the value 41H.



POPUI — Pop User Stack (Incrementing)

POPUI dst,src

Operation: dst \leftarrow src

 $\mathsf{IR} \, \leftarrow \, \mathsf{IR} + \mathsf{1}$

The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	<u>dst</u>	<u>src</u>
орс	src	dst	3	8	93	R	IR

Example: Given: Register 00H = 01H and register 01H = 70H:

POPUI 02H,@00H \rightarrow Register 00H = 02H, register 01H = 70H, register 02H = 70H

If the general register 00H contains the value 01H and the register 01H the value 70H, the statement "POPUI 02H,@00H" loads the value 70H into the destination general register 02H. The user stack pointer (the register 00H) is then incremented by one, changing its value from 01H to 02H.



PUSH – Push to Stack

PUSH src

Operation: SP \leftarrow SP – 1

 $@SP \leftarrow src$

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	src		2	8 (internal clock)	70	R
					8 (external clock)		
					8 (internal clock)		
					8 (external clock)	71	IR
Examples:	Given: Re	egister 40H	= 4FH, regis	ter 4FH =	0AAH, SPH = 00H, a	and SPL = 0	0H:
	PUSH	40H	\rightarrow	•	40H = 4FH, stack re	gister 0FFH	= 4FH,

PUSH	@40H	\rightarrow	Register 40H = 4FH, register 4FH = 0AAH, stack register
	-		0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH

In the first example, if the stack pointer contains the value 0000H, and the general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0000 to 0FFFFH. It then loads the contents of the register 40H into the location 0FFFFH and adds this new value to the top of the stack.



PUSHUD — Push User Stack (Decrementing)

Operation: $IR \leftarrow IR - 1$

 $\mathsf{dst} \gets \mathsf{src}$

This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst	SrC	3	8	82	IR	R
Example:	Given: Reg	gister 00H	= 03H, reg	ister 01H = 05H, and r	egister 02H	= 1AH:		

PUSHUD	@00H,01H	\rightarrow	Register 00H = 02H, register 01H = 05H,
			register 02H = 05H

If the user stack pointer (the register 00H, for example) contains the value 03H, the statement "PUSHUD @00H,01H" decrements the user stack pointer by one, leaving the value 02H. The 01H register value, 05H, is then loaded into the register addressed by the decremented user stack pointer.



PUSHUI — Push User Stack (Incrementing)

PUSHUI dst,src

Operation: $IR \leftarrow IR + 1$

 $\mathsf{dst} \ \leftarrow \ \mathsf{src}$

This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	<u>dst</u>	<u>src</u>
орс	dst	src	3	8	83	IR	R

Example:	Given: Register 00H = 03H, register 01H = 05H, and register 04H = 2AH:

PUSHUI	@00H,01H	\rightarrow	Register 00H = 04H, register 01H = 05H,
			register 04H = 05H

If the user stack pointer (the register 00H, for example) contains the value 03H, the statement "PUSHUI @00H,01H" increments the user stack pointer by one, leaving the value 04H. The 01H register value, 05H, is then loaded into the location addressed by the incremented user stack pointer.



RCF — Reset Carry Flag

RCF	RCF			
Operation:	$C \leftarrow 0$			
	The carry flag is cleared to logic zero, regardles	s of its pre	vious value	
Flags:	C: Cleared to "0".			
	No other flags are affected.			
Format:				
		Bytes	Cycles	Opcode (Hex)
	орс	1	4	CF
Example:	Given: C = "1" or "0":			
	The instruction RCF clears the carry flag (C) to	logic zero.		



RET - Return

RET

 $\textbf{Operation:} \quad \mathsf{PC} \leftarrow @\mathsf{SP}$

 $PC \leftarrow @SP$ $SP \leftarrow SP + 2$

The RET instruction is normally used to return to the previously executed procedure at the end of the procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement to be executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)
	орс	1	10	AF
Example:	Given: SP = 00FCH, (SP) = 101AH, and P	C = 1234:		
	RET \rightarrow PC = 101AH, SP = 00FEH			
	The RET instruction pops the contents of the	stack pointe	er location 0	0FCH (10H) ii

The RET instruction pops the contents of the stack pointer location 00FCH (10H) into the high byte of the program counter. The stack pointer then pops the value in the location 00FEH (1AH) into the PC's low byte and the instruction at the location 101AH is executed. The stack pointer now points to the memory location 00FEH.



RL — Rotate Left

RL


dst

Operation:

 $\begin{array}{l} \mathsf{C} \ \leftarrow \ \mathsf{dst} \ (7) \\ \mathsf{dst} \ (0) \ \leftarrow \ \mathsf{dst} \ (7) \end{array}$

dst (n + 1) \leftarrow dst (n), n = 0–6

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag, as shown in the figure below.



Flags:

- C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	90	R
			4	91	IR

Examples:	Given: Reg	gister 00H = 0	AAH, register 01H =	02H and register 02H = $17H$:	

RL	00H	\rightarrow	Register 00H = 55H, C = "1"
RL	@01H	\rightarrow	Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if the general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry (C) and the overflow (V) flags.



RLC — Rotate Left through Carry

dst

RLC

Operation:

 $dst (0) \leftarrow C$ $C \leftarrow dst (7)$

dst (n + 1) \leftarrow dst (n), n = 0–6

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C), and the initial value of the carry flag replaces bit zero.



Flags:

- C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst		2	4	10	R
		-		4	11	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

RLC	00H	\rightarrow	Register 00H = 54H, C = "1"
RLC	@01H	\rightarrow	Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if the general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of the register 00H, leaving the value 55H (01010101B). The MSB of the register 00H resets the carry flag to "1" and sets the overflow flag.



\mathbf{RR} — Rotate Right

RR


dst

Operation:

 $\begin{array}{l} \mathsf{C} \ \leftarrow \ \mathsf{dst} \ (\mathsf{0}) \\ \mathsf{dst} \ (\mathsf{7}) \ \leftarrow \ \mathsf{dst} \ (\mathsf{0}) \end{array}$

dst (n) \leftarrow dst (n + 1), n = 0-6

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags:

- **C:** Set if the bit rotated from the least significant bit position (bit zero) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.
- **D:** Unaffected.
- H: Unaffected.

Format:

<u>dst</u>
R
IR

Examples:	Given:	Register 00H =	: 31H, register 01H =	= $02H$, and register $02H = 17H$:

RR	00H	\rightarrow	Register 00H = 98H, C = "1"
RR	@01H	\rightarrow	Register 01H = 02H, register 02H = 8BH, C = "1"

In the first example, if the general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and the overflow flag are also set to "1".



RRC — Rotate Right through Carry

dst


RRC

Operation:

 $dst (7) \leftarrow C$ $C \leftarrow dst (0)$

dst (n) \leftarrow dst (n + 1), n = 0-6

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag, and the initial value of the carry flag replaces bit 7 (MSB).



Flags:

- C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
- **Z:** Set if the result is "0" cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	C0	R
			4	C1	IR

Examples: Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

RRC	00H	\rightarrow	Register 00H = 2AH, C = "1"
RRC	@01H	\rightarrow	Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if the general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in the destination register 00H. The sign flag and the overflow flag are both cleared to "0".



SB0 — Select Bank 0

SB0					
Operation:	$BANK \leftarrow 0$				
	The SB0 instruction clears the bank addr selecting the bank 0 register addressing it	•	•	· · · ·	ogic zero,
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	
	орс	1	4	4F	
Example:	The statement SB0 clears FLAGS.0 to "0)", selecting the t	oank 0 regis	ter addressing.	



SB1 — Select Bank 1

SB1

Operation:	BANK $\leftarrow 1$				
	The SB1 instruction sets the bank address flag is selecting the bank 1 register addressing in the s		•	, , ,	
	NOTE: Bank 1 is not implemented in some KS88-series microcontrollers.				
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	
	орс	1	4	5F	

Example: The statement **SB1** sets FLAGS.0 to "1", selecting the bank 1 register addressing (if bank 1 is implemented in the microcontroller's internla register file).



SBC — Subtract with Carry

SBC dst,src

Operation: dst \leftarrow dst - src - c

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags:

C: Set if a borrow occurred (src > dst); cleared otherwise.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.
- **D:** Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow"

Format:

			Ву	rtes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		:	2	4	32	r	r
					6	33	r	lr
орс	src	dst	:	3	6	34	R	R
					6	35	R	IR
орс	dst	src	:	3	6	36	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

SBC	R1,R2	\rightarrow	R1 = 0CH, R2 = 03H
SBC	R1,@R2	\rightarrow	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC	01H,02H	\rightarrow	Register 01H = 1CH, register 02H = 03H
SBC	01H,@02H	\rightarrow	Register 01H = $15H$, register 02H = $03H$,
			register 03H = 0AH
SBC	01H,#8AH	\rightarrow	Register 01H = $95H$; C, S, and V = "1"

In the first example, if the working register R1 contains the value 10H and the register R2 the value 03H, the statement "SBC R1,R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in the register R1.

SAMSUNG ELECTRONICS

${\small \textbf{SCF}}-{\small \textbf{Set Carry Flag}}$

SCF

Operation:	C ← 1
	The carry flag (C) is set to logic one, regardless of its previous value.
Flags: C:	Set to "1".
	No other flags are affected.
Format:	

	Bytes	Cycles	Opcode (Hex)
орс	1	4	DF

Example: The statement **SCF** sets the carry flag to "1".



SRA — Shift Right Arithmetic

dst


SRA

Operation:

 $dst(7) \leftarrow dst(7)$ C $\leftarrow dst(0)$

dst (n) \leftarrow dst (n + 1), n = 0-6

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into the bit position 6.



Flags:

- C: Set if the bit shifted from the LSB position (bit zero) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	D0	R
			4	D1	IR

Examples:	Given: Register 00H =	= 9AH, register 02H =	03H, register 03H =	0BCH, and $C = "1"$:
-----------	-----------------------	-----------------------	---------------------	-----------------------

SRA	00H	\rightarrow	Register 00H = 0CD, C = "0"
SRA	@02H	\rightarrow	Register 02H = 03H, register 03H = 0DEH, C = "0"

In the first example, if the general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in the register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in the destination register 00H.



SRP/SRP0/SRP1 — Set Register Pointer

SRP	src				
SRP0	SrC				
SRP1	SrC				
Operation:	If src (1) = 1 and src (0) = 0 then: If src (1) = 0 and src (0) = 1 then: If src (1) = 0 and src (0) = 0 then:	RP1 (3–7) \leftarrow src	(3–7) (4–7),		
	The source data bits one and zero (LS pointers, RP0 and RP1. Bits 3–7 of th pointers are selected. RP0.3 is then c	e selected register	pointer are v	vritten unless	both register
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>src</u>
	opc src	2	4	31	IM
Examples:	The statement SRP #40H sets the reg register pointer 1 (RP1) at the location The statement "SRP0 #50H" would s RP1 to 68H.	0D7H to 48 H.			
NOTE:	Before execute the STOP instruction, You		N register as	"10100101b".	

 ITE:
 Before execute the STOP instruction, You must set the STPCON register as "10100101b".

 Otherwise the STOP instruction will not execute.
 Otherwise the STOP instruction will not execute.



STOP — Stop Operation

STOP

Operation: The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

Format:

	Byte	s C	ycles	Opcode	Addr I	Mode
				(Hex)	<u>dst</u>	<u>src</u>
орс	1		4	7F	_	-

Example: The statement **STOP** halts all microcontroller operations.



SUB — Subtract

SUB dst,src

$\textbf{Operation:} \qquad dst \ \leftarrow \ dst \ - \ src$

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- **C:** Set if a "borrow" occurred; cleared otherwise.
- Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- D: Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst src		2	4	22	r	r
					6	23	r	lr
]	орс	src	dst	3	6 6	24 25	R R	R IR
	орс	dst	src	3	6	26	R	IM

Examples:

SUB	R1,R2	\rightarrow	R1 = 0FH, R2 = 03H
SUB	R1,@R2	\rightarrow	R1 = 08H, R2 = 03H
SUB	01H,02H	\rightarrow	Register 01H = 1EH, register 02H = 03H
SUB	01H,@02H	\rightarrow	Register 01H = 17H, register 02H = 03H
SUB	01H,#90H	\rightarrow	Register 01H = 91H; C, S, and V = "1"
SUB	01H,#65H	\rightarrow	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if he working register R1 contains the value 12H and if the register R2 contains the value 03H, the statement "SUB R1,R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in the destination register R1.

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:




SWAP — Swap Nibbles

SWAP

Operation: dst $(0-3) \leftrightarrow dst (4-7)$

dst

The contents of the lower four bits and the upper four bits of the destination operand are swapped.



Flags:

C: Undefined.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	F0	R
			4	F1	IR

Examples: Given: Register 00H = 3EH, register 02H = 03H, and register 03H = 0A4H:

SWAP	00H	\rightarrow	Register 00H = 0E3H
SWAP	@02H	\rightarrow	Register 02H = 03H, register 03H = 4AH

In the first example, if the general register 00H contains the value 3EH (00111110B), the statement "SWAP 00H" swaps the lower and the upper four bits (nibbles) in the 00H register, leaving the value 0E3H (11100011B).



TCM — Test Complement under Mask

TCM dst,src

Operation: (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and the source operands are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

орс			Byte	s Cycles	o Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	62	r	r
				6	63	r	lr
орс	src	dst	3	6	64	R	R
				6	65	R	IR
орс	dst	SrC	3	6	66	R	IM

Examples:

Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

ТСМ	R0,R1	\rightarrow	R0 = 0C7H, R1 = 02H, Z = "1"
ТСМ	R0,@R1	\rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
ТСМ	00H,01H	\rightarrow	Register 00H = 2BH, register 01H = 02H, Z = "1"
ТСМ	00H,@01H	\rightarrow	Register 00H = 2BH, register 01H = 02H,
			register 02H = 23H, Z = "1"
ТСМ	00H,#34	\rightarrow	Register 00H = 2BH, Z = "0"

In the first example, if the working register R0 contains the value 0C7H (11000111B) and the register R1 the value 02H (0000010B), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.



TM — Test under Mask

TM dst,src

Operation: dst AND src

This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (*Z*) flag can then be checked to determine the result. The destination and the source operands are unaffected.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Byte	s Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	72	r	r
				6	73	r	lr
орс	src	dst	3	6	74	R	R
				6	75	R	IR
орс	dst	SrC	3	6	76	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

ТМ	R0,R1	\rightarrow	R0 = 0C7H, R1 = 02H, Z = "0"
ТМ	R0,@R1	\rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
ТМ	00H,01H	\rightarrow	Register 00H = 2BH, register 01H = 02H, Z = "0"
ТМ	00H,@01H	\rightarrow	Register 00H = 2BH, register 01H = 02H,
			register 02H = 23H, Z = "0"
ТМ	00H,#54H	\rightarrow	Register 00H = 2BH, Z = "1"

In the first example, if the working register R0 contains the value 0C7H (11000111B) and the register R1 the value 02H (0000010B), the statement "TM R0,R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.



WFI — Wait for Interrupt


WFI

- **Operation:** The CPU is effectively halted before an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.
- Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4n	3F
		(n = 1, 2, 3,)

Example: The following sample program structure shows the sequence of operations that follow a "WFI" statement:



XOR — Logical Exclusive OR

XOR dst,src

Operation: dst \leftarrow dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different. Otherwise, a "0" bit is stored.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	B2	r	r
				6	B3	r	lr
орс	src	dst	3	6	B4	R	R
				6	B5	R	IR
орс	dst	SrC	3	6	B6	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

XOR	R0,R1	\rightarrow	R0 = 0C5H, R1 = 02H
XOR	R0,@R1	\rightarrow	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00H,01H	\rightarrow	Register 00H = 29H, register 01H = 02H
XOR	00H,@01H	\rightarrow	Register $00H = 08H$, register $01H = 02H$,
			register 02H = 23H
XOR	00H,#54H	\rightarrow	Register 00H = 7FH

In the first example, if the working register R0 contains the value 0C7H and if the register R1 contains the value 02H, the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.



NOTES



CLOCK CIRCUIT

OVERVIEW

The clock frequency generated for the S3C84BB/F84BB by an external crystal can range from 1 MHz to 12 MHz. The maximum CPU clock frequency is 12 MHz. The X_{IN} and X_{OUT} pins connect the external oscillator or clock source to the on-chip clock circuit.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal or ceramic resonator oscillation source (or an external clock source)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (fxx divided by 1, 2, 8, or 16)
- System clock control register, CLKCON




Figure 7-1. Main Oscillator Circuit (Crystal or Ceramic Oscillator)



CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset
 operation or an external interrupt (with RC delay noise filter), and can be released by internal interrupt too
 when the sub-system oscillator is running and watch timer is operating with sub-system clock.
- In Idle mode, the internal clock signal is gated to the CPU, but not to interrupt structure, timers and timer/ counters. Idle mode is released by a reset or by an external or internal interrupt.




Figure 7-2. System Clock Circuit Diagram

SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in the bank 0 of set 1, address D4H. It is read/write addressable and has the following functions:

- Oscillator frequency divide-by value

After the main oscillator is activated, and the fxx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to fxx/8, fxx/2, or fxx/1.




Figure 7-3. System Clock Control Register (CLKCON)



NOTES



8 RESET and POWER-DOWN

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the RESET pin is forced to Low level. The RESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings S3C84BB/F84BB into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the RESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required oscillation stabilization time for a reset operation is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both V_{DD} and RESET are High level), the RESET pin is forced Low and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values.

In summary, the following sequence of events occurs during a reset operation:

- Interrupt is disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-8 are set to input mode.
- Peripheral control and data registers are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

NORMAL MODE RESET OPERATION

In normal (masked ROM) mode, the Test pin is tied to V_{SS}. A reset enables access to the 64-Kbyte on-chip ROM.

NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, *before* entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing '1010B' to the upper nibble of BTCON.



HARDWARE RESET VALUES

Table 8-1, 8-2, 8-3 list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("-") means that the bit is either not used or not mapped, but read 0 is the bit value.

		Address			В	it Val	ues /	After	RESE	т	
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
Timer B control register	TBCON	208	D0H	0	0	0	0	0	0	0	0
Timer B data register (high byte)	TBDATAH	209	D1H	1	1	1	1	1	1	1	1
Timer B data register (low byte)	TBDATAL	210	D2H	1	1	1	1	1	1	1	1
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0
Clock Control register	CLKCON	212	D4H	0	0	0	0	0	0	0	0
System flags register	FLAGS	213	D5H	х	х	х	х	х	х	0	0
Register pointer 0	RP0	214	D6H	1	1	0	0	0	-	Ι	-
Register pointer 1	RP1	215	D7H	1	1	0	0	1	-	Ι	-
Stack pointer (high byte)	SPH	216	D8H	х	х	х	х	х	х	х	х
Stack pointer (low byte)	SPL	217	D9H	х	х	х	х	х	х	х	х
Instruction pointer (high byte)	IPH	218	DAH	х	х	х	х	х	х	х	х
Instruction pointer (low byte)	IPL	219	DBH	х	х	х	х	х	х	х	х
Interrupt request register	IRQ	220	DCH	0	0	0	0	0	0	0	0
Interrupt mask register	IMR	221	DDH	х	х	х	х	х	х	х	х
System mode register	SYM	222	DEH	0	_	_	х	х	х	0	0
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0

Table 8-1. S3C84BB/F84BB Set 1 Register Values after RESET



		Add	ress		E	Bit Va	lues	After	Rese	et	
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
Port 0 data register	P0	224	E0H	0	0	0	0	0	0	0	0
Port 1 data register	P1	225	E1H	0	0	0	0	0	0	0	0
Port 2 data register	P2	226	E2H	0	0	0	0	0	0	0	0
Port 3 data register	P3	227	E3H	0	0	0	0	0	0	0	0
Port 4 data register	P4	228	E4H	0	0	0	0	0	0	0	0
Port 5 data register	P5	229	E5H	0	0	0	0	0	0	0	0
Port 6 data register	P6	230	E6H	0	0	0	0	0	0	0	0
Port 7 data register	P7	231	E7H	0	0	0	0	0	0	0	0
Port 8 data register	P8	232	E8H	0	0	0	0	0	0	0	0
Timer A/1 interrupt pending register	TINTPND	233	E9H	-	—	0	0	0	0	0	0
Timer A control register	TACON	234	EAH	0	0	0	0	0	0	0	—
Timer A data register	TADATA	235	EBH	1	1	1	1	1	1	1	1
Timer A counter register	TACNT	236	ECH	0	0	0	0	0	0	0	0
Port 8 control register (high byte)	P8CONH	237	EDH	1	1	1	1	0	0	0	0
Port 8 control register (low byte)	P8CONL	238	EEH	0	0	0	0	0	0	0	0
Port 8 interrupt/pending register	P8INTPND	239	EFH	1	1	0	0	1	1	0	0
Port 0 control register	P0CON	240	F0H	0	0	0	0	0	0	0	0
Port 1 control register	P1CON	241	F1H	0	0	0	0	0	0	0	0
Port 2 control register (high byte)	P2CONH	242	F2H	0	0	0	0	0	0	0	0
Port 2 control register (low byte)	P2CONL	243	F3H	0	0	0	0	0	0	0	0
Port 3 control register (high byte)	P3CONH	244	F4H	0	0	0	0	0	0	0	0
Port 3 control register (low byte)	P3CONL	245	F5H	0	0	0	0	0	0	0	0
Port 4 control register (high byte)	P4CONH	246	F6H	0	0	0	0	0	0	0	0
Port 4 control register (low byte)	P4CONL	247	F7H	0	0	0	0	0	0	0	0
Port 5 control register (high byte)	P5CONH	248	F8H	0	0	0	0	0	0	0	0
Port 5 control register (low byte)	P5CONL	249	F9H	0	0	0	0	0	0	0	0
Port 4 interrupt control register	P4INT	250	FAH	0	0	0	0	0	0	0	0
Port 4 interrupt/pending register	P4INTPND	251	FBH	0	0	0	0	0	0	0	0
	Location FCH	l is facto	ory use o	nly	-	-					
Basic timer counter register	BTCNT	253	FDH	0	0	0	0	0	0	0	0
	Location FE	EH is not	t mapped	b							
Interrupt priority register	IPR	255	FFH	х	х	х	х	х	х	х	х

Table 8-2. S3C84BB/F84BB Set 1, Bank 0 Register Values after RESET



Table 0-3. 33004D			ress			Bit Va			Rese	t	
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
SIO data register	SIODATA	224	E0H	0	0	0	0	0	0	0	0
SIO Control register	SIOCON	225	E1H	0	0	0	0	0	0	0	0
UART0 data register	UDATA0	226	E2H	1	1	1	1	1	1	1	1
UART0 control register	UARTCON0	227	E3H	0	0	0	0	0	0	0	0
UART0 baud rate data register	BRDATA0	228	E4H	1	1	1	1	1	1	1	1
UART0,1 pending register	UARTPND	229	E5H	-	-	-	-	0	0	0	0
Timer 1(0) data register (high byte)	T1DATAH0	230	E6H	1	1	1	1	1	1	1	1
Timer 1(0) data register (low byte)	T1DATAL0	231	E7H	1	1	1	1	1	1	1	1
Timer 1(1) data register (high byte)	T1DATAH1	232	E8H	1	1	1	1	1	1	1	1
Timer 1(1) data register (low byte)	T1DATAL1	233	E9H	1	1	1	1	1	1	1	1
Timer 1(0) control register	T1CON0	234	EAH	0	0	0	0	0	0	0	0
Timer 1(1) control register	T1CON1	235	EBH	0	0	0	0	0	0	0	0
Timer 1(0) counter register(high byte)	T1CNTH0	236	ECH	0	0	0	0	0	0	0	0
Timer 1(0) counter register(low byte)	T1CNTL0	237	EDH	0	0	0	0	0	0	0	0
Timer 1(1) counter register(high byte)	T1CNTH1	238	EEH	0	0	0	0	0	0	0	0
Timer 1(1) counter register(low byte)	T1CNTL1	239	EFH	0	0	0	0	0	0	0	0
Timer C(0) data register	TCDATA0	240	F0H	1	1	1	1	1	1	1	1
Timer C(1) data register	TCDATA1	241	F1H	1	1	1	1	1	1	1	1
Timer C(0) control register	TCCON0	242	F2H	0	0	0	0	0	0	0	0
Timer C(1) control register	TCCON1	243	F3H	0	0	0	0	0	0	0	0
SIO prescaler control register	SIOPS	244	F4H	0	0	0	0	0	0	0	0
Port 7 control register	P7CON	245	F5H	0	0	0	0	0	0	0	0
D/A converter data register	DADATA	246	F6H	0	0	0	0	0	0	0	0
A/D, D/A converter control register	ADACON	247	F7H	0	0	0	0	0	0	0	0
A/D converter data register(high byte)	ADDATAH	248	F8H	0	0	0	0	0	0	0	0
A/D converter data register(low byte)	ADDATAL	249	F9H	0	0	0	0	0	0	0	0
UART1 data register	UDATA1	250	FAH	1	1	1	1	1	1	1	1
UART1 control register	UARTCON1	251	FBH	0	0	0	0	0	0	0	0
UART1 baud rate data register	BRDATA1	252	FCH	1	1	1	1	1	1	1	1
Flash memory control register	FMCON	253	FDH	0	0	0	0	0	0	0	0
Pattern generation control register	PGCON	254	FEH	_	_	_	-	0	0	0	0
Pattern generation data register	PGDATA	255	FFH	0	0	0	0	0	0	0	0

Table 8-3. S3C84BB/F84BB Set 1, Bank 1 Register Values after RESET



POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than 3 μ A. All system functions stop when the clock "freezes," but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a reset or by interrupts.

NOTE

Do not use stop mode if you are using an external clock source because X_{IN} input must be restricted internally to V_{SS} to reduce current leakage.

Using RESET to Release Stop Mode

Stop mode is released when the RESET signal is released and returns to high level: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (1/16) because CLKCON.3 and CLKCON.4 are cleared to '00B'. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H (and 0101H).

Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode. Which interrupt you can use to release Stop mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the S3F84BB interrupt structure that can be used to release Stop mode are:

- External interrupts P4.0/INT0-P4.7/INT7, P8.4/INT8 and P8.5/INT9

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in system and peripheral control
 registers are unchanged.
- If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings *before* entering Stop mode.
- When the Stop mode is released by external interrupt, the CLKCON.4 and CLKCON.3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

Using an internal Interrupt to Release Stop Mode

Activate any enabled interrupt, causing stop mode to be released. Other things are same as using external interrupt.



IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In idle mode, CPU operations are halted while some peripherals remain active. During idle mode, the internal clock signal is gated away from the CPU, but all peripherals timers remain active. Port pins retain the mode (input or output) they had at the time idle mode was entered.

There are two ways to release idle mode:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slow clock fxx/16 because CLKCON.4 and CLKCON.3 are cleared to '00B'. If interrupts are masked, a reset is the only way to release idle mode.
- 2. Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release idle mode, the CLKCON.4 and CLKCON.3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated idle mode is executed.



9 I/O PORTS

OVERVIEW

The S3C84BB/F84BB microcontroller has nine bit-programmable I/O ports, P0-P8. The port 8 are 6-bit ports and the others are 8-bit ports. This gives a total of 70 I/O pins. Each port can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

Table 9-1 gives you a general overview of the S3C84BB/F84BB I/O port functions.

Port	Configuration Options
0	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P0.0-P0.7 can be used as the PG output port (PG0-PG7).
1	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up.
2	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P2.0~P2.7 can be used as I/O for TIMERA, TIMERB, DAC, SIO
3	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P3.0~P3.7 can be used as I/O for TIMERC0/C1, TIMER10/11
4	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. P4.0-P4.7 can alternately be used as inputs for external interrupts INT0-INT7, respectively (with noise filters and interrupt controller)
5	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. Alternately, P5.0~P5.3 can be used as I/O for serial port UART0, UART1, respectively.
6	N-channel, open-drain output only port.
7	General-purpose digital input ports. Alternatively used as analog input pins for A/D converter modules.
8	Bit programmable port; input or output mode selected by software; input or push-pull output. Software assignable pull-up. P8.4, P8.5 can alternately be used as inputs for external interrupts INT8, INT9, respectively (with noise filters and interrupt controller)

Table 9-1. S3C84BB/F84BB Port Configuration Overview



PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all five S3C84BB/F84BB I/O port data registers. Data registers for ports 0, 1, 2, 3, 4, 5, 6, 7 and 8 have the general format shown in Table 9-2.

		-			
Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	224	E0H	Set 1, Bank 0	R/W
Port 1 data register	P1	225	E1H	Set 1, Bank 0	R/W
Port 2 data register	P2	226	E2H	Set 1, Bank 0	R/W
Port 3 data register	P3	227	E3H	Set 1, Bank 0	R/W
Port 4 data register	P4	228	E4H	Set 1, Bank 0	R/W
Port 5 data register	P5	229	E5H	Set 1, Bank 0	R/W
Port 6 data register	P6	230	E6H	Set 1, Bank 0	R/W
Port 7 data register	P7	231	E7H	Set 1, Bank 0	R/W
Port 8 data register	P8	232	E8H	Set 1, Bank 0	R/W

Table 9-2. Port Data Register Summary



Port 0 is an 8-bit I/O Port that you can use two ways:

- General-purpose I/O
- Alternative function: PGOUT7-PGOUT0

Port 0 is accessed directly by writing or reading the port 0 data register, P0 at location E0H in set 1, bank 0.

Port 0 Control Register (P0CON)

Port 0 pins are configured individually by bit-pair settings in one control registers located in set 1, bank 0: P0CON (F0H).

When programming the port, please remember that any alternative peripheral I/O function you configure using the port 0 control registers must also be enabled in the associated peripheral module.






Figure 9-1. Port 0 Control Register (P0CON)



Port 1 is an 8-bit I/O Port that you can use one ways:

— General-purpose I/O

Port 1 is accessed directly by writing or reading the port 1 data register, P1 at location E1H in set 1, bank 0.

Port 1 Control Register (P1CON)

Port 1 pins are configured individually by bit-pair settings in one control registers located in set 1, bank 0: P1CON (F1H).

When programming the port, please remember that any alternative peripheral I/O function you configure using the port 1 control registers must also be enabled in the associated peripheral module.






Figure 9-2. Port 1 Control Register (P1CON)



Port 2 is an 8-bit I/O port with individually configurable pins. Port 2 pins are accessed directly by writing or reading the port 2 data register, P2 at location E2H in set 1, bank 0. P2.0–P2.7 can serve as inputs, outputs (push pull) or you can configure the following alternative functions:

- Low-byte pins (P2.0-P2.3): DAOUT, SCK, SI, SO
- High-byte pins (P2.4-P2.7): TAOUT, TACAP, TACK, TBPWM

Port 2 Control Register (P2CONH, P2CONL)

Port 2 has two 8-bit control registers: P2CONH for P2.4–P2.7 and P2CONL for P2.0–P2.3. A reset clears the P2CONH and P2CONL registers to "00H", configuring all pins to input mode. You use control registers settings to select input or output mode (push-pull) and enable the alternative functions.

When programming the port, please remember that any alternative peripheral I/O function you configure using the port 2 control registers must also be enabled in the associated peripheral module.






Figure 9-3. Port 2 High-Byte Control Register (P2CONH)






Figure 9-4. Port 2 Low-Byte Control Register (P2CONL)



Port 3 is an 8-bit I/O port that can be used for general-purpose I/O. The pins are accessed directly by writing or reading the port 3 data register, P3 at location E3H in set 1, bank 0. P3.7–P3.0 can serve as inputs, outputs (push pull) or you can configure the following alternative functions:

- Low-byte pins (P3.0-P3.3): T1CAP1, T1CAP0, T1CK1, T1CK0
- High-byte pins (P3.4-P3.7): TCOUT1, TCOUT0, T1OUT1, T1OUT0

To individually configure the port 3 pins P3.0–P3.7, you make bit-pair settings in two control registers located in set 1, bank 0: P3CONL (low byte, F5H) and P3CONH (high byte, F4H).

Port 3 Control Registers (P3CONH, P3CONL)

Two 8-bit control registers are used to configure port 3 pins: P3CONL (F5H, set 1, Bank 0) for pins P3.0–P3.3 and P3CONH (F4H, set 1, Bank 0) for pins P3.4–P3.7. Each byte contains four bit-pairs and each bit-pair configures one pin of port 3.







Figure 9-5. Port 3 High-Byte Control Register (P3CONH)







Port 4 is an 8-bit I/O Port that you can use two ways:

- General-purpose I/O
- External interrupt inputs for INT0-INT7

Port 4 is accessed directly by writing or reading the port 4 data register, P4 at location E4H in set 1, bank 0.

Port 4 Control Register (P4CONH, P4CONL)

Port 4 pins are configured individually by bit-pair settings in two control registers located in set 1, bank 0: P4CONL (low byte, F7H) and P4CONH (high byte, F6H).

When you select output mode, a push-pull circuit is configured. In input mode, three different selections are available:

- Schmitt trigger input with interrupt generation on falling signal edges.
- Schmitt trigger input with interrupt generation on rising signal edges.
- Schmitt trigger input with pull-up resistor and interrupt generation on falling signal edges.

Port 4 Interrupt Enable and Pending Registers (P4INT, P4INTPND)

To process external interrupts at the port 4 pins, two additional control registers are provided: the port 4 interrupt enable register P4INT (FAH, set 1, bank 0) and the port 4 interrupt pending register P4INTPND (FBH, set 1, bank 0).

The port 4 interrupt pending register P4INTPND lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the P4INTPND register at regular intervals.


When the interrupt enable bit of any port 4 pin is "1", a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P4INTPND bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must clear the pending condition by writing a "0" to the corresponding P4INTPND bit.




	Pc	ort 4 Co			r, High Bank 0		P4CON	IH)	_
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
	P4	.7/	P4	I 4.6/	P4	.5/	F	1 94.4/	
	IN	Τ7	IN	Т6	IN		I	NT4	
	.7 .6 b	it/P4.7I	NT7						
	00				g edge				
	01 10				edge i b; (fallir			unt)	
	11		-pull o		, (iaiii	ig eug	5 inten	upt)	
	.5 .4 bit/P4.6/INT6								
	00	Input mode; (falling edge interrupt)							
	01				edge i				
	10 11		-pull o		o; (fallir	ig eag	e interi	upt)	
	.3 .2 b	it/P4.5/							
	00 Input mode; (falling edge interrupt)								
	01								
	10 Input mode, pull-up; (falling edge interrupt) 11 Push-pull output								
	10b	it/P4.4/	INT4						
	00	Input mode; (falling edge interrupt)							
	01				edge i				
	10		mode. -pull o		o; (fallir	ng edg	e interi	upt)	
	11	Fush	-puil 0	uipui					


Figure 9-7. Port 4 High-Byte Control Register (P4CONH)
















Figure 9-10. Port 4 Interrupt Pending Register (P4INTPND)



Port 5 is an 8-bit I/O port with individually configurable pins. Port 5 pins are accessed directly by writing or reading the port 5 data register, P5 at location E5H in set 1, bank 0. P5.7–P5.4 can serve as inputs, outputs (push pull or open-drain). P5.3–P5.0 can serve as inputs, outputs (push pull) or you can configure the following alternative functions:

- Low-byte pins (P5.3-P5.0): RxD0, TxD0, RxD1, TxD1

Port 5 Control Register (P5CONH, P5CONL)

Port 5 has two 8-bit control registers: P5CONH for P5.4–P5.7 and P5CONL for P5.0–P5.3. A reset clears the P5CONH and P5CONL registers to "00H", configuring all pins to input mode. You use control registers settings to select input or output mode (push-pull, open-drain) and enable the alternative functions.

When programming the port, please remember that any alternative peripheral I/O function you configure using the port 5 control registers must also be enabled in the associated peripheral module.







Figure 9-11. Port 5 High-Byte Control Register (P5CONH)







Port 6 is an 8-bit open drain output only port pins. Port 6 pins are accessed directly by writing the port6 data register, P6 at location E6H in set 1, bank 0.



PORT 7

Port 7 is an 8-bit Input port that you can use two ways:

- General-purpose Input
- Alternative function: ADC0-ADC7 input


Port 7 is accessed directly by reading the port 7 data register, P7 at location E7H in set 1, bank 0.

Port 7 Control Register (P7CON)

Port 7 pins are configured individually by bit-pair settings in one control registers located in set 1, bank 1: P7CON (F5H).

When programming the port, please remember that any alternative peripheral I function you configure using the port 7 control registers must also be enabled in the associated peripheral module.









PORT 8

Port 8 is an 8-bit I/O Port that you can use two ways:

- General-purpose I/O
- External interrupt inputs for INT8-INT9

Port 8 is accessed directly by writing or reading the port 8 data register, P8 at location E8H in set 1, bank 0.

Port 8 Control Register (P8CONH, P8CONL)

Port 8 pins are configured individually by bit-pair settings in two control registers located in set 1, bank 0: P8CONL (low byte, EEH) and P8CONH (high byte, EDH).

When you select output mode, a push-pull circuit is configured. In input mode, three different selections are available:

- Schmitt trigger input with interrupt generation on falling signal edges.
- Schmitt trigger input with interrupt generation on rising signal edges.
- Schmitt trigger input with pull-up resistor and interrupt generation on falling signal edges.


Port 8 Interrupt Enable and Pending Registers (P8INTPND)

To process external interrupts at the port 8 pins, one additional control register is provided: the port 8 interrupt enable register P8INTPND (EFH, set 1, bank 0).

The port 8 interrupt pending register P8INTPND lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the P8INTPND register at regular intervals.

When the interrupt enable bit of any port 8 pin is "1", a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P8INTPND bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding P8INTPND bit.








Figure 9-15. Port 8 Low-Byte Control Register (P8CONL)






Figure 9-16. Port 8 Interrupt Pending Register (P8INTPND)



10 BASIC TIMER

OVERVIEW

BASIC TIMER (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fxx divided by 4096, 1024 or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH, read-only)
- Basic timer control register, BTCON (set 1, D3H, read/write)

BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using register addressing mode.

A reset clears BTCON to '00H'. This enables the watchdog function and selects a basic timer clock frequency of f_{XX} /4096. To disable the watchdog function, write the signature code '1010B' to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH), can be cleared at any time during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers, write a "1" to BTCON.0.






Figure 10-1. Basic Timer Control Register (BTCON)



BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

The MCU is reset whenever a basic timer counter overflow occurs, During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring, To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during the normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when Stop mode has been released by an external interrupt.

In Stop mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.4 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when stop mode is released:

- 1. During stop mode, a power-on reset or an interrupt occurs to trigger the Stop mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of fxx/4096. If an interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter overflows.
- 4. When a BTCNT.4 overflow occurs, normal CPU operation resumes.






Figure 10-2. Basic Timer Block Diagram



8-BIT TIMER A/B/C(0/1)

8-BIT TIMER A

OVERVIEW

The 8-bit timer A is an 8-bit general-purpose timer/counter. Timer A has three operating modes, you can select one of them using the appropriate TACON setting:

- Interval timer mode (Toggle output at TAOUT pin)
- Capture input mode with a rising or falling edge trigger at the TACAP pin
- PWM mode (TAPWM); PWM output shares its output port with TAOUT pin

Timer A has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, or 64) with multiplexer
- External clock input pin (TACK)
- 8-bit counter (TACNT), 8-bit comparator, and 8-bit reference data register (TADATA)
- I/O pins for capture input (TACAP) or PWM or match output (TAPWM, TAOUT)
- Timer A overflow interrupt (IRQ0, vector BAH) and match/capture interrupt (IRQ0, vector B8H) generation
- Timer A control register, TACON (set 1, bank0, EAH, read/write)



FUNCTION DESCRIPTION

Timer A Interrupts (IRQ0, Vectors B8H and BAH)

The timer A module can generate two interrupts: the timer A overflow interrupt (TAOVF), and the timer A match/ capture interrupt (TAINT). TAOVF is interrupt level IRQ0, vector BAH. TAINT also belongs to interrupt level IRQ0, but is assigned the separate vector address, B8H.

A timer A overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer A match/capture interrupt, TAINT pending condition is also cleared by hardware when it has been serviced.

Interval Timer Function

The timer A module can generate an interrupt: the timer A match interrupt (TAINT). TAINT belongs to interrupt level IRQ0, and is assigned the separate vector address, B8H.

When timer A match interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

In interval timer mode, a match signal is generated and TAOUT is toggled when the counter value is identical to the value written to the TA reference data register, TADATA. The match signal generates a timer A match interrupt (TAINT, vector B8H) and clears the counter.

If, for example, you write the value 10H to TADATA and 0AH to TACON, the counter will increment until it reaches 10H. At this point, the TA interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the TAPWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer A data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFH, and then continues incrementing from 00H.

Although timer A overflow interrupt is occurred, this interrupt is not typically used in PWM-type applications. Instead, the pulse at the TAPWM pin is held to Low level as long as the reference data value is *less than or equal to* (\leq) the counter value and then the pulse is held to High level for as long as the data value is *greater than* (>) the counter value. One pulse width is equal to t_{CLK} • 256.

Capture Mode

In capture mode, a signal edge that is detected at the TACAP pin opens a gate and loads the current counter value into the TA data register. You can select rising or falling edges to trigger this operation.

Timer A also gives you capture input source: the signal edge at the TACAP pin. You select the capture input by setting the value of the timer A capture input selection bit in the port 2 control register, P2CONH, (set 1, bank 0, F2H). When P2CONH.5.4 is 00, the TACAP input or normal input is selected. When P2CONH.5.4 is set to 10, normal output is selected.

Both kinds of timer A interrupts can be used in capture mode: the timer A overflow interrupt is generated whenever a counter overflow occurs; the timer A match/capture interrupt is generated whenever the counter value is loaded into the TA data register.

By reading the captured data value in TADATA, and assuming a specific value for the timer A clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TACAP pin.



TIMER A CONTROL REGISTER (TACON)

You use the timer A control register, TACON, to

- Select the timer A operating mode (interval timer, capture mode, or PWM mode)
- Select the timer A input clock frequency
- Clear the timer A counter, TACNT
- Enable the timer A overflow interrupt or timer A match/capture interrupt
- Clear timer A match/capture interrupt pending conditions

TACON is located in set 1, Bank 0 at address EAH, and is read/write addressable using Register addressing mode.

A reset clears TACON to '00H'. This sets timer A to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer A interrupts. You can clear the timer A counter at any time during normal operation by writing a "1" to TACON.3.

The timer A overflow interrupt (TAOVF) is interrupt level IRQ0 and has the vector address BAH. When a timer A overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware. To enable the timer A match/capture interrupt (IRQ0, vector B8H), you must write TACON.1 to "1". To generate the exact time interval, you should write "1" to TACON.3 and "0" to TINTPND.0, which cleared counter and interrupt pending bit.




Figure 11-1. Timer A Control Register (TACON)



BLOCK DIAGRAM




Figure 11-2. Timer A Functional Block Diagram



8-BIT TIMER B


OVERVIEW

The S3C84BB/F84BB micro-controller has an 8-bit counter called timer B. Timer B, which can be used to generate the carrier frequency of a remote controller signal. Pending bit of timer B is cleared automatically by hardware.

Timer B has two functions:

- As a normal interval timer, generating a timer B interrupt at programmed time intervals.
- To generate a programmable carrier pulse for a remote control signal at P2.4.

BLOCK DIAGRAM





TIMER B CONTROL REGISTER (TBCON)




Figure 11-4. Timer B Control Register (TBCON)




Figure 11-5. Timer B Data Registers (TBDATAH, TBDATAL)



TIMER B PULSE WIDTH CALCULATIONS



To generate the above repeated waveform consisted of low period time, t_{LOW}, and high period time, t_{HIGH}.

When T-FF = 0, $t_{LOW} = (TBDATAL + 1) \times 1/fx$, 0H < TBDATAL < 100H, where fx = The selected clock. $t_{HIGH} = (TBDATAH + 1) \times 1/fx$, 0H < TBDATAH < 100H, where fx = The selected clock. When T-FF = 1, $t_{LOW} = (TBDATAH + 1) \times 1/fx$, 0H < TBDATAH < 100H, where fx = The selected clock. $t_{HIGH} = (TBDATAL + 1) \times 1/fx$, 0H < TBDATAL < 100H, where fx = The selected clock.

To make t_{LOW} = 24 us and t_{HIGH} = 15 us. f_{OSC} = 4 MHz, fx = 4 MHz/4 = 1 MHz

When T-FF = 0, $t_{LOW} = 24 \text{ us} = (TBDATAL + 1) /fx = (TBDATAL + 1) x 1us, TBDATAL = 23.$ $t_{HIGH} = 15 \text{ us} = (TBDATAH + 1) /fx = (TBDATAH + 1) x 1us, TBDATAH = 14.$ When T-FF = 1, $t_{HIGH} = 15 \text{ us} = (TBDATAL + 1) /fx = (TBDATAL + 1) x 1us, TBDATAL = 14.$ $t_{LOW} = 24 \text{ us} = (TBDATAH + 1) /fx = (TBDATAH + 1) x 1us, TBDATAH = 23.$







Figure 11-6. Timer B Output Flip-Flop Waveforms in Repeat Mode



PROGRAMMING TIP — To generate 38 kHz, 1/3duty signal through P2.4

This example sets Timer B to the repeat mode, sets the oscillation frequency as the Timer B clock source, and TBDATAH and TBDATAL to make a 38 kHz, 1/3 Duty carrier frequency. The program parameters are:




- Timer B is used in repeat mode
- Oscillation frequency is 4 MHz (0.25 μs)
- -- TBDATAL = 8.795 μs/0.25 μs = 35.18, TBDATAH = 17.59 μs/0.25 μs = 70.36
- Set P2.4 to TBPWM mode.

START	ORG DI •	0100H	;	Reset address
	LD	TBDATAH,#(70-1)	;	Set 17.5 μs
	LD	TBDATAL,#(35-1)	;	Set 8.75 µs
	LD	TBCON,#00100111B	;	Clock Source \leftarrow fxx
			;	Disable Timer B interrupt.
			;	Select repeat mode for Timer B.
			;	Start Timer B operation. Set Timer B Output flip-flop (T-FF) high.
			;	
	LD	P2CONH,#03H	:	Set P2.4 to TBPWM mode.
		, , , , , , , , , , , , , , , , ,	;	This command generates 38 kHz, 1/3 duty pulse signal through P2.4.
	•			
	•			
	•			



PROGRAMMING TIP — To generate a one pulse signal through P2.4

This example sets Timer B to the one shot mode, sets the oscillation frequency as the Timer B clock source, and TBDATAH and TBDATAL to make a 40μ s width pulse. The program parameters are:





8-BIT TIMER C (0/1)

OVERVIEW

The 8-bit timer C (0/1) is an 8-bit general-purpose timer/counter. Timer C (0/1) has two operating modes, you can select one of them using the appropriate TCCON0, and TCCON1 setting:

- Interval timer mode (Toggle output at TCOUT0, TCOUT1 pin)
- PWM mode (TCOUT0, TCOUT1)

Timer C (0/1) has the following functional components:

- Clock frequency divider with multiplexer
- 8-bit counter, 8-bit comparator, and 8-bit reference data register (TCDATA0, TCDATA1)
- PWM or match output (TCOUT0, TCOUT1)
- Timer C (0) match/overflow interrupt (IRQ2, vector BCH) generation
- Timer C (1) match/overflow interrupt (IRQ2, vector BEH) generation
- Timer C (0) control register, TCCON0 (set 1, bank1, F2H, read/write)
- Timer C (1) control register, TCCON1 (set 1, bank1, F3H, read/write)



TIMER C (0/1) CONTROL REGISTER (TCCON0, TCCON1)




Figure 11-7. Timer C (0/1) Control Register (TCCON0, TCCON1)



BLOCK DIAGRAM




Figure 11-8. Timer C (0/1) Functional Block Diagram



PROGRAMMING TIP — Using the Timer A

	ORG	0000h		
	VECTOR VECTOR	0B8h,TAMC_INT 0BAh,TAOV_INT		
	ORG	0100h		
INITIAL:	LD LD LD LD LD	SYM,#00h IMR,#00000001b SPH,#00000000b SPL,#0FFh BTCON,#10100011b		 Disable Global/Fast interrupt → SYM Enable IRQ0 interrupt Set stack area Disable watch-dog
	LD LD	TADATA,#80h TACON,#01001010b	, ,	Match interrupt enable 3.30 ms duration (10 MHz x'tal)
	EI			
MAIN:	• MAIN ROU ⁻ • JR	TINE T,MAIN		
TAMC_INT:				
	• Interrupt service routine • IRET			
TAOV_INT:	•	rvice routine		
	• IRET			
	.END			



PROGRAMMING TIP — Using the Timer B

ORG	0000h		
VECTOR	0C8h,TBUN_INT		
ORG	0100h		
LD SYM,#00h LD IMR,#00000010b LD SPH,#0000000b LD SPL,#0FFh		;	Disable Global/Fast interrupt Enable IRQ1 interrupt Set stack area Disable Watch-dog
			-
		,	Enable TBPWM output
LD LD LD	TBDATAH,#80n TBDATAL,#80h TBCON,#11101110b	;	Enable interrupt, repeating, fxx/8 Duration 206 μs (10 MHz x'tal)
EI			
•			
MAIN ROUT	TINE		
JR	T, MAIN		
•			
	VECTOR ORG LD LD LD LD LD LD LD LD LD LD LD LD LD	VECTOROC8h,TBUN_INTORG0100hLDSYM,#00hLDIMR,#00000010bLDSPH,#00000000bLDP2CONH,#00000011bLDTBDATAH,#80hLDTBDATAL,#80hLDTBCON,#11101110bEIJRJRT, MAINInterrupt service routine	VECTOR 0C8h,TBUN_INT ORG 0100h LD SYM,#00h LD SPH,#0000000b LD SPH,#0000000b LD SPH,#000000011b ; LD P2CONH,#00000011b ; LD TBDATAH,#80h LD TBDATAH,#80



PROGRAMMING TIP — Using the Timer C(0)

	ORG	0000h				
	VECTOR	0BCh, TCUN_INT				
	ORG	0100h				
INITIAL:	LD LD LD LD LD	SYM,#00h IMR,#00000100b SPH,#00000000b SPL,#1111111b BTCON,#10100011b	;	Disable Global/Fast interrupt Enable IRQ2 interrupt Set stack area Disable Watch-dog, high speed		
	LD	P3CONH,#00110000b	;	Enable TCOUT0 output		
	LD LD	TCDATA0,#80h TCCON0,#00001110b	;	non-divide, interval, Enable interrupt Duration 0.825ms (10 MHz x'tal)		
	EI					
MAIN:	• MAIN ROUT • • JR	TNE T, MAIN				
TCUN_INT:	Interrupt ser	vice routine				



12 16-BIT TIMER 1(0/1)

OVERVIEW

The S3C84BB/F84BB has two 16-bit timer/counters. The 16-bit timer 1(0/1) is a 16-bit general-purpose timer/counter. Timer 1(0/1) has three operating modes, one of which you select using the appropriate T1CON0, T1CON1 setting is:

- Interval timer mode (Toggle output at T1OUT0, T1OUT1 pin)
- Capture input mode with a rising or falling edge trigger at the T1CAP0, T1CAP1 pin
- PWM mode (T1PWM0, T1PWM1); PWM output shares their output port with T1OUT0, T1OUT1 pin

Timer 1(0/1) has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8, or 1) with multiplexer
- External clock input pin (T1CK0, T1CK1)
- A 16-bit counter (T1CNTH0/L0, T1CNTH1/L1), 16-bit comparator, and two 16-bit reference data register (T1DATAH0/L0, T1DATAH1/L1)
- I/O pins for capture input (T1CAP0, T1CAP1), or match output (T1OUT0, T1OUT1)
- Timer 1(0) overflow interrupt (IRQ3, vector C2H) and match/capture interrupt (IRQ3, vector C0H) generation
- Timer 1(1) overflow interrupt (IRQ3, vector C6H) and match/capture interrupt (IRQ3, vector C4H) generation
- Timer 1(0) control register, T1CON0 (set 1, EAH, Bank 1, read/write)
- Timer 1(1) control register, T1CON1 (set 1, EBH, Bank 1, read/write)



FUNCTION DESCRIPTION

Timer 1 (0/1) Interrupts (IRQ3, Vectors C6H, C4H, C2H and C0H)

The timer 1(0) module can generate two interrupts, the timer 1(0) overflow interrupt (T1OVF0), and the timer 1(0) match/capture interrupt (T1INT0). T1OVF0 is interrupt level IRQ3, vector C2H. T1INT0 also belongs to interrupt level IRQ3, but is assigned the separate vector address, C0H.

A timer 1(0) overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer 1(0) match/capture interrupt, T1INT0 pending condition is also cleared by hardware when it has been serviced.

The timer 1(1) module can generate two interrupts, the timer 1(1) overflow interrupt (T1OVF1), and the timer 1(1) match/capture interrupt (T1INT1). T1OVF1 is interrupt level IRQ3, vector C6H. T1INT1 also belongs to interrupt level IRQ3, but is assigned the separate vector address, C4H.

A timer 1(1) overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer 1(1) match/capture interrupt, T1INT1 pending condition is also cleared by hardware when it has been serviced.

Interval Mode (match)

The timer 1(0) module can generate an interrupt: the timer 1(0) match interrupt (T1INT0). T1INT0 belongs to interrupt level IRQ3, and is assigned the separate vector address, C0H.

In interval timer mode, a match signal is generated and T1OUT0 is toggled when the counter value is identical to the value written to the T1 reference data register, T1DATAH0/L0. The match signal generates a timer 1(0) match interrupt (T1INT0, vector C0H) and clears the counter.

The timer 1(1) module can generate an interrupt: the timer 1(1) match interrupt (T1INT1). T1INT1 belongs to interrupt level IRQ3, and is assigned the separate vector address, C4H.

In interval timer mode, a match signal is generated and T1OUT1 is toggled when the counter value is identical to the value written to the T1 reference data register, T1DATAH1/L1. The match signal generates a timer 1(1) match interrupt (T1INT1, vector C4H) and clears the counter.

Capture Mode

In capture mode for Timer 1(0), a signal edge that is detected at the T1CAP0 pin opens a gate and loads the current counter value into the T1 data register (T1DATAH0/L0 for rising edge, or falling edge). You can select rising or falling edges to trigger this operation.

Timer 1(0) also gives you capture input source, the signal edge at the T1CAP0 pin. You select the capture input setting the capture input selection bit in the port 3 control register, P3CONL, (set 1 bank 0, F5H).

Both kinds of timer 1(0) interrupts (T1OVF0, T1INT0) can be used in capture mode, the timer 1(0) overflow interrupt is generated whenever a counter overflow occurs, the timer 1(0) capture interrupt is generated whenever the counter value is loaded into the T1 data register (T1DATAH0/L0).

By reading the captured data value in T1DATAH0/L0, and assuming a specific value for the timer 1(0) clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP0 pin.

In capture mode for Timer 1(1), a signal edge that is detected at the T1CAP1 pin opens a gate and loads the current counter value into the T1 data register (T1DATAH1/L1 for rising edge, or falling edge). You can select rising or falling edges to trigger this operation.

Timer 1(1) also gives you capture input source, the signal edge at the T1CAP1 pin. You select the capture input by setting the capture input selection bit in the port 3 control register, P3CONL, (set 1 bank 0, F5H). Both kinds of timer 1(1) interrupts (T1OVF1, T1INT1) can be used in capture mode, the timer 1(1) overflow interrupt is generated whenever a counter overflow occurs, the timer 1(1) capture interrupt is generated whenever the counter value is loaded into the T1 data register.

By reading the captured data value in T1DATAH1/L1, and assuming a specific value for the timer 1(1) clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP1 pin.



PWM Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T1OUT0, T1OUT1 pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 1(0/1) data register. In PWM mode, however, the match signal does not clear the counter but can generate a match interrupt. The counter runs continuously, overflowing at FFFFH, and then continuous increasing from 0000H. Whenever an overflow is occurred, an overflow (OVF0,1) interrupt can be generated.

Although you can use the match or the overflow interrupt in the PWM mode, these interrupts are not typically used in PWM-type applications. Instead, the pulse at the T1OUT0, T1OUT1 pin is held to low level as long as the reference data value is less than or equal to(\leq) the counter value and then the pulse is held to high level for as long as the data value is greater than(>) the counter value. One pulse width is equal to t_{CLK}.

TIMER 1(0/1) CONTROL REGISTER (T1CON0, T1CON1)

You use the timer 1(0/1) control register, T1CON0, T1CON1, to

- Select the timer 1(0/1) operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 1(0/1) input clock frequency
- Clear the timer 1(0/1) counter, T1CNTH0/L0, T1CNTH1/L1
- Enable the timer 1(0/1) overflow interrupt
- Enable the timer 1(0/1) match/capture interrupt

T1CON0 is located in set 1 and Bank 1 at address EAH, and is read/write addressable using Register addressing mode. T1CON1 is located in set 1 and Bank 1 at address EBH, and is read/write addressable using Register addressing mode.

A reset clears T1CON0, T1CON1 to '00H'. This sets timer 1(0/1) to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 1(0/1) interrupts. To disable the counter operation, please set T1CON(0/1).7-.5 to 111B. You can clear the timer 1(0/1) counter at any time during normal operation by writing a "1" to T1CON(0/1).3. To generate the exact time interval, you should write "1" to T1CON(0/1).2 and clear appropriate pending bits of the TINTPND register.

To detect a match/capture or overflow interrupt pending condition when T1INT0, T1INT1 or T1OVF0, T1OVF1 is disabled, the application program should poll the pending bit TINTPND register, bank 0, E9H. When a "1" is detected, a timer 1(0/1) match/capture or overflow interrupt is pending.

When the sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the interrupt pending bit. If interrupts (match/capture or overflow) are enabled, the pending bit is cleared automatically by hardware.






Figure 12-1. Timer 1(0/1) Control Register (T1CON0, T1CON1)






Figure 12-2. Timer A and Timer 1(0/1) Pending Register (TINTPND)



BLOCK DIAGRAM




Figure 12-3. Timer 1(0/1) Functional Block Diagram



PROGRAMMING TIP — Using the Timer 1(0)

	ORG	0000h		
	VECTOR	0E4h,T1MC_INT		
	ORG	0100h		
INITIAL:	LD LD LD LD LD SB1 LDW LD SB0	SYM,#00h IMR,#00001000b SPH,#0000000b SPL,#1111111b BTCON,#10100011b T1DATAH0,#0F0h T1CON0,#01000110b	-, , , ,	Disable Global/Fast interrupt Enable IRQ3 interrupt Set stack area Disable Watch-dog fxx/256, interval, clear counter, Enable interrupt Duration 6.17ms (10 MHz x'tal)
	EI			
MAIN: T1MC_INT:	• •	TINE T,MAIN rvice routine		



NOTES



13 SERIAL I/O PORT

OVERVIEW

Serial I/O module, SIO can interface with various types of external devices that require serial data transfer. SIO has the following functional components:

- SIO data receive/transmit interrupt (IRQ4, vector CAH) generation
- 8-bit control register, SIOCON (set 1, bank 1, E1H, read/write)
- Clock selection logic
- 8-bit data buffer, SIODATA
- 8-bit prescaler (SIOPS), (set 1, bank 1, F4H, read/write)
- 3-bit serial clock counter
- Serial data I/O pins (P2.0–P2.1, SO, SI)
- External clock input/output pin (P2.2, SCK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

PROGRAMMING PROCEDURE

To program the SIO modules, follow these basic steps:

- 1. Configure P2.1, P2.0 and P2.2 to alternative function (SI, SO, SCK) for interfacing SIO module by setting the P2CONL register to appropriately value.
- 2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit, SIOCON.1 to "1".
- 4. To transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, then the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIOCON.0) is set to "1" and an SIO interrupt request is generated.



SIO CONTROL REGISTER (SIOCON)

The control register for the serial I/O interface module, SIOCON, is located in set 1, bank 1 at address E1H. It has the control settings for SIO module.

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to '00H'. This configures the corresponding module with an internal clock source, P.S clock at the SCK, selects receive-only operating mode, the data shift operation and the interrupt are disabled, and the data direction is selected to MSB-first.

So, if you want to use SIO module, you must write appropriate value to SIOCON.




Figure 13-1. SIO Module Control Register (SIOCON)



SIO PRESCALER REGISTER (SIOPS)

The control register for the serial I/O interface module, SIOPS, is located in set 1, bank 1, at address F4H. The value stored in the SIO prescaler registers, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock (fxx)/[(SIOPS value + 1) x 2] or SCK input clock




Figure 13-2. SIO Prescaler Register (SIOPS)

BLOCK DIAGRAM




Figure 13-3. SIO Functional Block Diagram



SERIAL I/O TIMING DIAGRAMS




Figure 13-4. SIO Timing in Transmit/Receive Mode (Tx at falling edge, SIOCON.4=0)




Figure 13-5. SIO Timing in Transmit/Receive Mode (Tx at rising edge, SIOCON.4=1)






Figure 13-6. SIO Timing in Receive-Only Mode (Rising edge start)

PROGRAMMING TIP — Use Internal Clock to Transmit and Receive Serial Data

1. The method that uses interrupt is used.

	• DI LD	P2CONL #03H	, , , ,	Disable All interrupts P2.2–P2.0 are selected to alternative function for SI, SO, SCK, respectively
	SB1 LD LD LD SB0	SIODATA, TDATA SIOPS, #90H SIOCON, #2EH	- , , , , , , , , , , ,	Load data to SIO buffer Baud rate = input clock(fxx)/[(144 + 1) x 2] Internal clock, MSB first, transmit/receive mode Select Tx falling edges to start shift operation Clear 3-bit counter and start shifting Enable shifter and clock counter Enable SIO interrupt and clear pending
	EI • •			
SIOINT	PUSH SRP0 SB1	RP0 #RDATA	;	
	LD OR AND POP IRET	R0,SIODATA SIOCON,#08H SIOCON,#11111110b RP0	, , ,	Load received data to general register SIO restart Clear interrupt pending bit



PROGRAMMING TIP — Use Internal Clock to Transfer and Receive Serial Data (Continued)

2. The method that uses software pending check is used.

	• • DI		;	Disable All interrupts
	SB1 LD LD LD	SIODATA, TDATA SIOPS, #90H SIOCON, #2CH	- - - - - - - - - - - - - - -	Load data to SIO buffer Baud rate = input clock(fxx)/[(144 + 1) \times 2] Internal clock, MSB first, transmit/receive mode Select falling edges to start shift operation clear 3-bit counter and start shifting Disable SIO interrupt and pending clear
SIOtest:	EI LD BTJRF NOP AND LD • • SB0 • •	R6,SIOCON SIOtest,R6.0 SIOCON,#0FEH RDATA,SIODATA	· , , , , , , , , , , , , , , , , , , ,	To check whether transmit and receive is finished Check pending bit Pending clear by software Load received data to RDATA



14 UART(0/1)

OVERVIEW

The UART block has a full-duplex serial port with programmable operating modes: There is one synchronous mode and three UART (Universal Asynchronous Receiver/Transmitter) modes:

- Serial I/O with baud rate of fxx/(16 × (BRDATA+1))
- 8-bit UART mode; variable baud rate
- 9-bit UART mode; fxx/16
- 9-bit UART mode, variable baud rate

UART receive and transmit buffers are both accessed via the data register, UDATA0, is set 1, bank 1 at address E2H, UDATA1, is set 1, bank 1 at address FAH. Writing to the UART data register loads the transmit buffer; reading the UART data register accesses a physically separate receive buffer.

When accessing a receive data buffer (shift register), reception of the next byte can begin before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, the first data byte will be lost.

In all operating modes, transmission is started when any instruction (usually a write operation) uses the UDATA0, UDATA1 register as its destination address. In mode 0, serial data reception starts when the receive interrupt pending bit (UARTPND.1, UARTPND.3) is "0" and the receive enable bit (UARTCON0.4, UARTCON1.4) is "1". In mode 1, 2, and 3, reception starts whenever an incoming start bit ("0") is received and the receive enable bit (UARTCON0.4, UARTCON1.4) is set to "1".

PROGRAMMING PROCEDURE

To program the UART0 modules, follow these basic steps:

- 1. Configure P5.3 and P5.2 to alternative function RxD0, TxD0 for UART0 module by setting the P5CONL register to appropriatly value.
- 2. Load an 8-bit value to the UARTCON0 control register to properly configure the UART0 I/O module.
- 3. For interrupt generation, set the UART0 interrupt enable bit (UARTCON0.1 or UARTCON0.0) to "1".
- 4. When you transmit data to the UART0 buffer, writing data to UDATA0, the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, UART0 pending bit (UARTPND.1 or UARTPND.0) is set to "1" and an UART0 interrupt request is generated.



UART CONTROL REGISTER (UARTCON0, UARTCON1)

The control register for the UART is called UARTCON0 in set 1, bank 1 at address E3H, UARTCON1 in set 1, bank 1 at address FBH. It has the following control functions:

- Operating mode and baud rate selection
- Multiprocessor communication and interrupt control
- Serial receive enable/disable control
- 9th data bit location for transmit and receive operations (modes 2 and 3 only)
- UART transmit and receive interrupt control

A reset clears the UARTCON0, UARTCON1 value to "00H". So, if you want to use UART0, or UART1 module, you must write appropriate value to UARTCON0, UARTCON1.




Figure 14-1. UART Control Register (UARTCON0, UARTCON1)



UART INTERRUPT PENDING REGISTER (UARTPND)

The UART interrupt pending register, UARTPND is located in set 1, bank 1 at address E5H, it contains the UART0 data transmit interrupt pending bit (UARTPND.0), the receive interrupt pending bit (UARTPND.1), the UART1 data transmit interrupt pending bit (UARTPND.2), and the receive interrupt pending bit (UARTPND.3).

In mode 0, the receive interrupt pending flag UARTPND.1, UARTPND.3 is set to "1" when the 8th receive data bit has been shifted. In mode 1, 2, and 3, the UARTPND.1, UARTPND.3 bit is set to "1" at the halfway point of the stop bit's shift time. When the CPU has acknowledged the receive interrupt pending condition, the UARTPND.1, UARTPND.3 flag must then be cleared by software in the interrupt service routine.

In mode 0, the transmit interrupt pending flag UARTPND.0, UARTPND.2 is set to "1" when the 8th transmit data bit has been shifted. In mode 1, 2, or 3, the UARTPND.0, UARTPND.2 bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the UARTPND.0, UARTPND.2 flag must then be cleared by software in the interrupt service routine.





Figure 14-2. UART Interrupt Pending Register (UARTPND)



UART DATA REGISTER (UDATA0, UDATA1)





UART BAUD RATE DATA REGISTER (BRDATA0, BRDATA1)

The value stored in the UART0 baud rate register, BRDATA0, lets you determine the UART0 clock rate (baud rate). The value stored in the UART1 baud rate register, BRDATA1, lets you determine the UART1 clock rate (baud rate).




Figure 14-4. UART Baud Rate Data Register (BRDATA0, BRDATA1)

BAUD RATE CALCULATIONS (UART0)

Mode 0 Baud Rate Calculation

In mode 0, the baud rate is determined by the UART0 baud rate data register, BRDATA0 in set1, bank 1 at address E4H.

Mode 0 baud rate = $fxx/(16 \times (BRDATA0 + 1))$

Mode 2 Baud Rate Calculation

The baud rate in mode 2 is fixed at the f_{OSC} clock frequency divided by 16:

Mode 2 baud rate = fxx/16

Modes 1 and 3 Baud Rate Calculation

In modes 1 and 3, the baud rate is determined by the UART0 baud rate data register, BRDATA0 in set 1, bank 1 at address E4H.

Mode 1 and 3 baud rate = $fxx/(16 \times (BRDATA0 + 1))$



Mode	Baud Rate	Oscillation Clock	BRDATA0, BRDATA1			
			Decimal	Hexdecimal		
Mode 2	0.5 MHz	8 MHz	Х	x		
Mode 0	230,400 Hz	11.0592 MHz	02	02H		
Mode 1	115,200 Hz	11.0592 MHz	05	05H		
Mode 3	57,600 Hz	11.0592 MHz	11	0BH		
	38,400 Hz	11.0592 MHz	17	11H		
	19,200 Hz	11.0592 MHz	35	23H		
	9,600 Hz	11.0592 MHz	71	47H		
	4,800 Hz	11.0592 MHz	143	8FH		
	62,500 Hz	10 MHz	09	09H		
	9,615 Hz	10 MHz	64	40H		
	38,461 Hz	8 MHz	12	0CH		
	12,500 Hz	8 MHz	39	27H		
	19,230 Hz	4 MHz	12	0CH		
	9,615 Hz	4 MHz	25	19H		

Table 14-1. Commonly Used Baud Rates Generated by BRDATA0, BRDATA1

BLOCK DIAGRAM




Figure 14-5. UART Functional Block Diagram



UARTO MODE 0 FUNCTION DESCRIPTION

In mode 0, UART0 is input and output through the RxD0 (P5.3) pin and TxD0 (P5.2) pin outputs the shift clock. Data is transmitted or received in 8-bit units only. The LSB of the 8-bit value is transmitted (or received) first.

Mode 0 Transmit Procedure

- 1. Select mode 0 by setting UARTCON0.6 and .7 to "00B".
- 2. Write transmission data to the shift register UDATA0 (E2H, set 1, bank 1) to start the transmission operation.

Mode 0 Receive Procedure

- 1. Select mode 0 by setting UATCON0.6 and .7 to "00B".
- 2. Clear the receive interrupt pending bit (UARTPND.1) by writing a "0" to UARTPND.1.
- 3. Set the UART0 receive enable bit (UARTCON0.4) to "1".
- 4. The shift clock will now be output to the TxD0 (P5.2) pin and will read the data at the RxD0 (P5.3) pin. A UART0 receive interrupt (IRQ7, vector F0H) occurs when UARTCON0.1 is set to "1".

Shift		
RxD (Data Out)	D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7	_
TxD (Shift Clock)		_
TIP		
ПР <u>—</u>		
Wr	te to UARTPND (Clear RIP and set RE)	_
	te to UARTPND (Clear RIP and set RE)	-
RIP	te to UARTPND (Clear RIP and set RE)	_
RIP	te to UARTPND (Clear RIP and set RE)	
RIP Wr	te to UARTPND (Clear RIP and set RE)	

Figure 14-6. Timing Diagram for UART Mode 0 Operation



UARTO MODE 1 FUNCTION DESCRIPTION

In mode 1, 10-bits are transmitted through the TxD0 pin or received through the RxD0 pin. Each data frame has three components:

- Start bit ("0")
- 8 data bits (LSB first)
- Stop bit ("1")

When receiving, the stop bit is written to the RB8 bit in the UARTCON0 register. The baud rate for mode 1 is variable.

Mode 1 Transmit Procedure

- 1. Select the baud rate generated by setting BRDATA0.
- 2. Select mode 1 (8-bit UART0) by setting UARTCON0 bits 7 and 6 to '01B'.
- 3. Write transmission data to the shift register UDATA0 (E2H, set 1, bank 1). The start and stop bits are generated automatically by hardware.

Mode 1 Receive Procedure

- 1. Select the baud rate to be generated by setting BRDATA0.
- 2. Select mode 1 and set the RE (Receive Enable) bit in the UARTCON0 register to "1".
- 3. The start bit low ("0") condition at the RxD0 (P5.3) pin will cause the UART0 module to start the serial data receive operation.

Write to Shift Registe	er (UDATA)							
Shift					<u>Γ</u>			¥
TxD Start Bit D0	D1 D2	D3	D4 \ D5	D6	D7	<u>у</u>	Stop Bit	Transmit
TIP								—— F
					Π	Π	Π	
RxD Start Bit	D0 D1	D2 X	D3 D4	D5	D6	D7	Stop E	Bit
Bit Detect Sample Time								
Shift								Receive
RIP								¥

Figure 14-7. Timing Diagram for UART Mode 1 Operation



UARTO MODE 2 FUNCTION DESCRIPTION

In mode 2, 11-bits are transmitted (through the TxD0 pin) or received (through the RxD0 pin). Each data frame has four components:

- Start bit ("0")
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit ("1")

The 9th data bit to be transmitted can be assigned a value of "0" or "1" by writing the TB8 bit (UARTCON0.3). When receiving, the 9th data bit that is received is written to the RB8 bit (UARTCON0.2), while the stop bit is ignored. The baud rate for mode 2 is fosc/16 clock frequency.

Mode 2 Transmit Procedure

- 1. Select mode 2 (9-bit UART0) by setting UARTCON0 bits 6 and 7 to '10B'. Also, select the 9th data bit to be transmitted by writing TB8 to "0" or "1".
- 2. Write transmission data to the shift register, UDATA0 (E2H, set 1, bank 1), to start the transmit operation.

Mode 2 Receive Procedure

- 1. Select mode 2 and set the receive enable bit (RE) in the UARTCON0 register to "1".
- 2. The receive operation starts when the signal at the RxD pin goes to low level.

Write to Shift Register (UARTDATA)
Shift
TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit
TIP
RxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Bit
Shift
RIP

Figure 14-8. Timing Diagram for UART Mode 2 Operation



UARTO MODE 3 FUNCTION DESCRIPTION

In mode 3, 11-bits are transmitted (through the TxD0) or received (through the RxD0). Mode 3 is identical to mode 2 except for baud rate, which is variable. Each data frame has four components:

- Start bit ("0")
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit ("1")

Mode 3 Transmit Procedure

- 1. Select the baud rate generated by setting BRDATA0.
- 2. Select mode 3 operation (9-bit UART0) by setting UARTCON0 bits 6 and 7 to '11B'. Also, select the 9th data bit to be transmitted by writing UARTCON0.3 (TB8) to "0" or "1".
- 3. Write transmission data to the shift register, UDATA0 (E2H, set 1, bank 1), to start the transmit operation.

Mode 3 Receive Procedure

- 1. Select the baud rate to be generated by setting BRDATA0.
- 2. Select mode 3 and set the RE (Receive Enable) bit in the UARTCON0 register to "1".
- 3. The receive operation will be started when the signal at the RxD0 pin goes to low level.

Write to Shift Register (UARTDATA)	
Shift	ij
TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit	Transmit
TIP	F
RxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Bit)
Shift	Receive
RIP	Ľ

Figure 14-9. Timing Diagram for UART Mode 3 Operation



SERIAL COMMUNICATION FOR MULTIPROCESSOR CONFIGURATIONS

The S3C8-series multiprocessor communication feature lets a "master" S3C84BB/S3F84BB send a multipleframe serial message to a "slave" device in a multi-S3C84BB/F84BB configuration. It does this without interrupting other slave devices that may be on the same serial line.

This feature can be used only in UART modes 2 or 3. In these modes 2 and 3, 9 data bits are received. The 9th bit value is written to RB8 (UARTCON0.2, or UARTCON1.2). The data receive operation is concluded with a stop bit. You can program this function so that when the stop bit is received, the serial interrupt will be generated only if RB8 = "1".

To enable this feature, you set the MCE bit in the UARTCON0/1 register. When the MCE bit is "1", serial data frames that are received with the 9th bit = "0" do not generate an interrupt. In this case, the 9th bit simply separates the address from the serial data.

Sample Protocol for Master/Slave Interaction

When the master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte: In an address byte, the 9th bit is "1" and in a data byte, it is "0".

The address byte interrupts all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes.

The MCE bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in mode 0, it can be used in mode 1 to check the validity of the stop bit. For mode 1 reception, if MCE is "1", the receive interrupt will be issue unless a valid stop bit is received.



Setup Procedure for Multiprocessor Communications

Follow these steps to configure multiprocessor communications:

- 1. Set all S3C84BB/F84BB devices (masters and slaves) to UART mode 2 or 3.
- 2. Write the MCE bit of all the slave devices to "1".
- 3. The master device's transmission protocol is:
 - First byte: the address identifying the target slave device (9th bit = "1")
 - Next bytes: data(9th bit = "0")
- 4. When the target slave receives the first byte, all of the slaves are interrupted because the 9th data bit is "1". The targeted slave compares the address byte to its own address and then clears its MCE bit in order to receive incoming data. The other slaves continue operating normally.




Figure 14-10. Connection Example for Multiprocessor Serial Data Communications



15 10-BIT A/D CONVERTER

OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 10-bit digital values. The analog input level must lie between the AV_{REF} and AV_{SS} values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC control register, ADACON (set 1, bank 1, F7H, read/write, but ADCON.3 is read only)
- Eight multiplexed analog data input pins (ADC0-ADC7)
- 10-bit A/D conversion data output register (ADDATAH, ADDATAL)
- Internal AV_{REF} and AV_{SS}

FUNCTION DESCRIPTION

To initiate an analog-to-digital conversion procedure, at first, you must configure P7.0–P7.7 to analog input before A/D conversions because the P7.0 – P7.7 pins can be used alternatively as normal data input or analog input pins. To do this, you load the appropriate value to the P7CON.0 – P7CON.7 (for ADC0 – ADC7) register. And you write the channel selection data in the A/D converter control register ADACON to select one of the eight analog input pins (ADCn, n = 0-7) and set the conversion start or enable bit, ADACON.0. An 10-bit conversion operation can be performed for only one analog input channel at a time. The read-write ADACON register is located in set 1, bank 1 at address F7H.

During a normal conversion, ADC logic initially sets the successive approximation register to 200H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADACON.6–4) in the ADACON register.

To start the A/D conversion, you should set the enable bit, ADACON.0. When a conversion is completed, ADACON.3, the end-of-conversion (EOC) bit is automatically set to 1 and the result is dumped into the ADDATAH, ADDATAL registers where it can be read. The ADC module enters an idle state. Remember to read the contents of ADDATAH and ADDATAL before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

NOTE

Because the ADC does not use sample-and-hold circuitry, it is important that any fluctuations in the analog level at the ADC0–ADC7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to circuit noise, will invalidate the result.



A/D CONVERTER CONTROL REGISTER (ADACON)

The A/D converter control register, ADACON, is located in set1, bank 1 at address F7H. ADACON is read-write addressable using 8-bit instructions only. But EOC bit, ADACON.3 is read only. ADACON has four functions:

- Bits 6–4 select an analog input pin (ADC0–ADC7).
- Bit 3 indicates the end of conversion status of the A/D conversion.
- Bits 2–1 select a conversion speed.
- Bit 0 starts the A/D conversion.

Only one analog input channel can be selected at a time. You can dynamically select any one of the eight analog input pins, ADC0–ADC7 by manipulating the 3-bit value for ADACON.6–ADACON.4




Figure 15-1. A/D Converter Control Register (ADACON)






Figure 15-2. A/D Converter Data Register (ADDATAH, ADDATAL)




Figure 15-3. A/D Converter Circuit Diagram



INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range AV_{SS} to AV_{REF} (usually $AV_{REF} = V_{DD}$).

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first bit conversion is always $1/2 \text{ AV}_{\text{RFF}}$.

CONVERSION TIMING

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to step-up A/D conversion. Therefore, total of 50 clocks is required to complete a 10-bit conversion. With a 10 MHz CPU clock frequency, one clock cycle is 400 ns (4/fxx). If each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit x 10-bits + step-up time (10 clock) = 50 clocks 50 clock x 400 ns = 20 μ s at 10 MHz, 1 clock time = 4/fxx




Figure 15-4. A/D Converter Timing Diagram



INTERNAL A/D CONVERSION PROCEDURE

- 1. Analog input must remain between the voltage range of AV_{SS} and AV_{REF}.
- 2. Configure P7.0–P7.7 for analog input before A/D conversions. To do this, you load the appropriate value to the P7CON (for ADC0–ADC7) register.
- 3. Before the conversion operation starts, you must first select one of the eight input pins (ADC0–ADC7) by writing the appropriate value to the ADACON register.
- 4. When conversion has been completed, (50 clocks have elapsed), the EOC, ADACON.3 flag is set to "1", so that a check can be made to verify that the conversion was successful.
- 5. The converted digital value is loaded to the output register, ADDATAH (8-bit) and ADDATAL (2-bit), then the ADC module enters an idle state.
- 6. The digital conversion result can now be read from the ADDATAH and ADDATAL register.




Figure 15-5. Recommended A/D Converter Circuit for Highest Absolute Accuracy



PROGRAMMING TIP — Configuring A/D Converter

	• SB0 LD •	P7CON,#11111111B	;	P7.7–P7.0 A/D Input MODE
AD0_CHK:	SB1 LD TM JR	ADACON,#00000001B ADACON,#00001000B Z, AD0_CHK	;	Channel ADC0, Conversion start A/D conversion end $? \rightarrow$ EOC check No
	LD LD SB0 •	AD0BUFH,ADDATAH AD0BUFL,ADDATAL		8-bit Conversion data 2-bit Conversion data
AD3_CHK:	SB1 LD TM JR	ADACON,#00110001B ADACON,#00001000B Z,AD3_CHK	;	Channel AD3, fxx/16, Conversion start A/D conversion end ? \rightarrow EOC check No
	LD LD SB0 •	AD3BUFH,ADDATAH AD3BUFL,ADDATAL		8-bit Conversion data 2-bit Conversion data



16 8-BIT D/A CONVERTER

OVERVIEW

The S3C84BB/F84BB has 8-bit Digital-to-Analog converter with R-2R structure. This DAC(Digital-to-Analog) is used to generate analog voltage, V_{DA} , with 256 steps(2⁸) The function is controlled by ADACON. To enable the converter, the ADACON.7 must be set to"1". To generate analog voltage(V_{DA}), load the appropriate value to DADATA. The level of analog voltage is determined by DADATA.

- D/A converter logic (resistor string type)
- 8-bit D/A conversion data register, DADATA (Set 1, bank1, F6H, read/write)



D/A CONVERTER CONTROL REGISTER (ADACON)

The Digital-to-Analog converter (DAC) control register, ADACON, is a 8-bit register located at F7H (set1, bank1). ADACON register controls to enable or disable the Digital-to-Analog converter (DAC).




Figure 16-1. D/A Converter Control Register (ADACON)

D/A CONVERTER DATA REGISTER (DADATA)

DADATA, is a 8-bit read and write register located at F6H (set1, bank1). The DADATA specifies the digital data to generate analog voltage. ADACON values are set to logic "0" following RESET and the value disable DAC.

	Conversion Data Register Byte (DADATA) F6H, Set 1, Bank 1, R/W								
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB

Figure 16-2. D/A Converter Data Register (DADATA)

These are the values be determined by setting just one-bit of DADATA.0-DADATA.7. The other values of DAOUT can be obtained with superimposition.



BLOCK DIAGRAM




Figure 16-3. D/A Converter Circuit Diagram

DADATA7	DADATA6	DADATA5	DADATA4	DADATA3	DADATA2	DADATA1	DADATA0	V _{DAOUT}
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	VDD/2 ¹
0	1	0	0	0	0	0	0	VDD/2 ²
0	0	1	0	0	0	0	0	VDD/2 ³
0	0	0	1	0	0	0	0	VDD/2 ⁴
0	0	0	0	1	0	0	0	VDD/2 ⁵
0	0	0	0	0	1	0	0	VDD/2 ⁶
0	0	0	0	0	0	1	0	VDD/27
0	0	0	0	0	0	0	1	VDD/2 ⁸



NOTES



17 PATTERN GENERATION MODULE

OVERVIEW

PATTERN GENERATION FLOW

You can output up to 8-bit through P0.0-P0.7 by tracing the following sequence. First of all, you have to change the PGDATA into what you want to output. And then you have to set the PGCON to enable the pattern generation module and select the triggering signal. From now, bits of PGDATA are on the P0.0-P0.7 whenever the selected triggering signal occurs.




Figure 17-1. Pattern Generation Flow






Figure 17-2. PG Control Register (PGCON)




Figure 17-3. Pattern Generation Circuit Diagram



Programming Tip — Using the Pattern Generation

	ORG	0000h		
INITIAL:	ORG	0100h		
INTTAL.	SB0 LD LD LD LD LD LD	SYM,#00h IMR,#01h SPH,#0h SPL,#0FFh BTCON,#10100011b CLKCON,#00011000b	- - - - - - - - - - - - - - - - - - -	Disable Global interrupt \rightarrow SYM Enable IRQ0 interrupt High byte of stack pointer \rightarrow SPH Low byte of stack pointer \rightarrow SPL Disable Watch-dog Non-divided
	LD	P0CON,#11111111b	;	Enable PG output
	EI			
MAIN:	NOP NOP			
	SB1 LD OR SB0	PGDATA,#10101010b PGCON,#00001111b	,	Setting pattern data Triggering then pattern data are output
	NOP NOP			
	JR	T,MAIN		
	.END			



NOTES



18 EMBEDDED FLASH MEMEORY INTERFACE

OVERVIEW

The S3F84BB has an on-chip flash EEPROM instead of masked ROM. The flash EEPROM is accessed by serial data format and the type of a full flash, that is, a user can program the data in a flash memory area any time you wants. The flash EEPROM Endurance is 100 cycles for Erase/Program operation. The S3F84BB's embedded 64k-byte memory has several operating features below:

The S3F84BB has 6 pins used to read/write the flash memory, VDD/VSS, Reset, Test, SDAT and SCLK. The flash memory control block supports two kinds of program mode:

- Tool Program Mode
- User Program Mode

Tool Program Mode

The 6 pins are connected to a programming tool and programmed by Serial OTP/MTP Tools (SPW2plus single programmer, or GW-PRO2 gang programmer). The 12.5V programming power is supplied into the Vpp (Test) pin. The other modules except flash EEPROM module are at a reset state.

This mode doesn't support sector erase but chips erase and two protection modes (Hard lock protection/ Read protection).

User Program Mode

This mode supports sector erase and two protection modes.

The S3F84BB has the pumping circuit internally, therefore, 12.5V into Vpp (Test) pin is not needed. To program a flash memory in this mode several control registers will be used, refer to page 18-2. During programming/erasing flash memory, CPU will be held (30us) automatically.

Two signals, SCLK, SDAT should be made in User Program Mode by using FSCLK and FSDAT bit in FMCON register (address FDh in set1, bank1) in order to program a flash memory.

There are three kind functions – sector erase, programming, Option sector programming in User Program Mode.

Serial Interface Protocol Format

Serial interface protocol format consist of 3-byte address field and two and more byte data field. In the 1st byte of address field, 4-bits are assigned for serial interface mode, the other 4-bits are assigned for address extension. (See Figure 18-4, and 18-5)

Data valid status of SCLK: High Data Invalid status of SCLK: Low START condition : SCLK = high, and SDAT = positive Edge STOP condition : SCLK = high, and SDAT = negative Edge



	1st Byte				2nd Byte	3rd Byte		Available
Mode	REG/ MEMB	MODE (M1-M0)	ADDRESS (A19-A16)	R/WB	ADDRESS (A15-A8)	ADDRESS (A7-A0)	DATA (D7-D0)	Program Mode
Bit n	B23	B22-B21	B20-B17	B16	B15-B8	B7-B0		
Program	0	11b	xxxxb	0	xxh	xxh	xxh	Tool,User Program Mode
Hard Lock Protection	1	11b	0000b	0/1	0, 1110b	11, 1110b	, 0-b	Tool,User Program Mode
Read Protection	1	11b	0000b	0/1	0, 1110b	11, 1111b	, 0b	Tool,User Program Mode
Sector Erase	0	10b	xxxxb	0	xxh	xxh	, b	User Program Mode only

Table 18-1. Command in User Program Mode



FLASH MEMORY CONTROL REGISTERS

Flash Memory Control Register

FMCON register is available only in user program mode to program some data to the flash memory.




Figure 18-1. Flash Memory Control Register (FMCON)

Flash Memory User Programming Enable Register

RAM Address (00H) of page 8 is used as Flash Memory Enable Register. This location can be addressed by 1-bit or 8-bit instructions.

After reset, the user-programming mode is disabled, because the value of FMUSR is "0000000b'.

If necessary, you can use the user programming mode by setting the value of FMUSR is "10100101".




Figure 18-2. Flash Memory User Programming Enable Register (FMUSR)



The program procedure in User program Mode

- 1. Set Flash Memory Control Register (FMCON.1) properly to access flash memory
- 2. Clear FSCLK (FMCON.0) bit, FSDAT (FMCON.7) bit for the initialization of SCLK and SDAT signals
- 3. Enter into Sector Program Mode with instructions of "LD PP, #88H","LD 00H,#0A5H" orderly.
- 4. Make SCLK, SDAT signals for start condition with controlling FSCLK, FSDAT bits in FMCON register.
- 5. Make SCLK, SDAT signals for 3-byte address field with controlling FSCLK, and FSDAT bits in FMCON register.
- 6. Make SCLK, SDAT signals for data field with controlling FSCLK, and FSDAT bits in FMCON register.
- 7. Make SCLK, SDAT signals for 1-byte dummy data with controlling FSCLK, and FSDAT bits in FMCON register.
- 8. Make SCLK, SDAT signals for stop condition by controlling FSCLK, and FSDAT bits in FMCON register.
- 9. Release User Program Mode with instruction of "LD PP, #88H", and "LD 00H, #00H" orderly.



SECTOR ERASE

User can erase a flash memory partially by using sector erase function only in User Program Mode. The only unit of flash memory to be erased and written in User Program Mode is called sector. S3F84BB has 120 sectors to be erased written in flash memory. Sectors have all 512-byte sizes as program memory areas. Sector Erase is not supported in Tool Program Modes (MDS mode). Minimum 2ms to maximum 100ms delay time for erase is required after setting sector address.




Figure 18-3. Sectors in User Program Mode






Figure 18-4. Sectors Erase Wave Form



PROGRAMMING TIP — Sector Erase

	SB1 CLR SB0	FMCON	; clear register
	LD	CLKCON, #00H	; cpu clock is 16-divide
LOOPE:	NOP LD LD LD	PP, #88H 00H,#0A5H PP,#00H	; ; User Program mode enable ;
ENT:	SB1 OR TM JR SB0	FMCON,#00000010B FMCON,#00000010B Z, ENT	; flag enable ; flag check
SPGM:	SB1 OR OR SB0	FMCON,#00000001B FMCON,#10000000B	; Start ; SCLK=1 ; SDAT=1
	LD CALL	R8,#0100000B PGM	; 1'st Byte (Sector Erase mode)
	LD CALL	R8,#00010000B PGM	; 2nd Byte, Address=1000H (Sector 0)
	LD CALL	R8,#0000000B PGM	; 3rd Byte
DELAY:	LD DJNZ	R15,#0EBH R15,DELAY	; delay for typical 3ms when 10MHz oscillator used ; ((1/(10MHz/16))x8cycle) x 235 = 3.008 [ms]
	LD CALL	R8,#0FFH PGM	; dummy data
	SB1 AND AND SB0	FMCON,#01111111B FMCON,#11111110B	; SDAT=0 ; SCLK=0, Stop
	LD LD LD	PP,#88H 00H,#00H PP,#00H	; User Program Mode Disable



Continued)

REL:	SB1 AND TM JR SB0	FMCON,#11111101B FMCON,#00000010B NZ, REL	; flag disable ; flag check
	JP	END_SYM	; END
PGM:	SB1 AND	FMCON,#11111110B	; SCLK=0
	CALL	WAIT	
	LD	R9, #08H	; Rotate time
PGMB:	RL LDB OR AND DJNZ	R8 FMCON.7,R8 FMCON,#00000001B FMCON,#11111110B R9, PGMB	; msb -> lsb ; FMCON.7 ← R8.0 ; SCLK=1 ; SCLK=0
	OR OR SB0 RET	FMCON,#10000000B FMCON,#00000001B	; SDAT=1 ; SCLK=1
WAIT:	NOP NOP		
LOOP0:	LD DJNZ RET	R15, #0FFH R15, LOOP0	;00H <-FFH
END_SYM:	NOP		

.END



PROGRAMMING

A flash memory is programmed in one byte unit after sector erase.

The write operation of programming starts at a falling edge of dummy clock when a start address and data have been transmitted, and finishes at a falling edge of last SCLK for next data transmission.

The next data to write is transmitted during the previous data is writing. So, S3F84BB has 8-bit buffer register to write data to flash cell and shift register to receive the next data to be written.

The address of next data increments automatically at a dummy clock after previous data has been transmitted. Dummy data (FFh) is required after transmission of the last data because the time to write the last data to flash cell is needed.

Programming finished when stop condition occurs after the Dummy clock has been transmitted.




Figure 18-5. Program Wave Form



PROGRAMMING TIP — Programming

	SB1 CLR SB0	FMCON	; clear register
	LD	CLKCON, #00H	; cpu clock is 16-divide
LOOPE:	NOP LD LD LD	PP, #88H 00H,#0A5H PP,#00H	; ; User Program mode enable ;
ENT:	SB1 OR TM JR SB0	FMCON,#00000010B FMCON,#00000010B Z, ENT	; flag enable ; flag check
SPGM:	SB1 OR OR SB0	FMCON,#00000001B FMCON,#10000000B	; Start ; SCLK=1 ; SDAT=1
	LD CALL	R8,#01100010B PGM	; 1'st Byte (Programming mode)
	LD CALL	R8,#00010000B PGM	; 2nd Byte, Address=1000H (Sector 0)
	LD CALL	R8,#0000000B PGM	; 3rd Byte
ADR:	LD LD CALL INC JR NZ, AI	R3, #00H R8, #66H PGM R3 DR	; Write Address = 1000h ~ 10FFh ; Write Data = 66h
	LD CALL	R8,#0FFH PGM	; dummy data
	SB1 AND AND SB0	FMCON,#01111111B FMCON,#11111110B	; SDAT=0 ; SCLK=0, Stop
	LD LD LD	PP,#88H 00H,#00H PP,#00H	; User Program Mode Disable



PROGRAMMING TIP — Programming (Continued)

REL:	SB1 AND TM JR SB0	FMCON,#11111101B FMCON,#00000010B NZ, REL	; flag disable ; flag check
	JP	END_SYM	; END
PGM:	SB1 AND	FMCON,#11111110B	; SCLK=0
	CALL	WAIT	
	LD	R9, #08H	; Rotate time
PGMB:	RL LDB OR AND DJNZ	R8 FMCON.7,R8 FMCON,#00000001B FMCON,#11111110B R9, PGMB	; msb -> lsb ; FMCON.7 ← R8.0 ; SCLK=1 ; SCLK=0
	OR OR SB0 RET	FMCON,#10000000B FMCON,#00000001B	; SDAT=1 ; SCLK=1
WAIT:	NOP NOP		
LOOP0:	LD DJNZ RET	R15, #0FFH R15, LOOP0	;00H <-FFH
END_SYM:	NOP		



.END

DATA PROTECTION

Option Sector Programming (Protection option in User Programming Mode)

User Program Mode can support Hard lock protection and Read protection when they have not been selected in Tool program mode yet. The data programmed by a user flash memory need to be protected at the fields of application.

The flash memory control block in the S3F84BB protects the data with two protection modes:

- Hardware protection (Hard Lock Protection)
- Read protection

These protection modes can be enabled by the option selection at a tool program mode or setting the smart option at a user program mode.

Hardware Protection (Hard Lock Protection)

If this function is enable user or any other thing cannot write and erase the data in a flash memory area. Hard Lock function can be set up in the tool program mode as well as a user program mode. Besides this protection could be released (cleared) by the chip erase execution at a tool program mode.

Read Protection

There are many users who do not want their code data to be read by any others. Read protection solves this matter by preventing the flash data from being read serially at a tool program mode and is no effective at a user program mode. When this function is enable reading or verifying the flash data at a tool program mode results in zero read out. Read protection can be released (cleared) by the chip erase execution at a tool program mode.

NOTES;

- 1. To enable Hard lock Protection, set the data of address 0E3Eh to "00h" in User Program Mode.
- 2. To enable Read Protection, set the data of address 0E3Fh to "00h" in User Program Mode.



PROGRAMMING TIP — Option Sector Programming (Hard Lock Protection in User Program Mode)

	SB1 CLR SB0	FMCON	; clear register
	LD	CLKCON, #00H	; cpu clock is 16-divide
LOOPE:	NOP LD LD LD	PP, #88H 00H,#0A5H PP,#00H	; ; User Program mode enable ;
ENT:	SB1 OR TM JR SB0	FMCON,#00000010B FMCON,#00000010B Z, ENT	; flag enable ; flag check
SPGM:	SB1 OR OR SB0	FMCON,#00000001B FMCON,#10000000B	; Start ; SCLK=1 ; SDAT=1
	LD CALL	R8,#11100000B PGM	; 1'st Byte (Hard Lock Protection mode)
	LD CALL	R8,#00001110B PGM	; 2nd Byte=0E3EH
	LD CALL	R8,#00111110B PGM	; 3rd Byte
	LD CALL	R8,#00H PGM	; Data = 00h(Hard Lock Data)
	LD CALL	R8,#0FFH PGM	; dummy data
	SB1 AND AND SB0	FMCON,#01111111B FMCON,#11111110B	; SDAT=0 ; SCLK=0, Stop
	LD LD LD	PP,#88H 00H,#00H PP,#00H	; User Program Mode Disable



PROGRAMMING TIP — Option Sector Programming (Hard Lock Protection - Continued)

REL:	SB1 AND TM JR SB0	FMCON,#11111101B FMCON,#00000010B NZ, REL	; flag disable ; flag check
	JP	END_SYM	; END
PGM:	SB1 AND	FMCON,#11111110B	; SCLK=0
	CALL	WAIT	
	LD	R9, #08H	; Rotate time
PGMB:	RL LDB OR AND DJNZ	R8 FMCON.7,R8 FMCON,#00000001B FMCON,#11111110B R9, PGMB	; msb -> lsb ; FMCON.7 ← R8.0 ; SCLK=1 ; SCLK=0
	OR OR SB0 RET	FMCON,#10000000B FMCON,#00000001B	; SDAT=1 ; SCLK=1
WAIT:	NOP NOP		
LOOP0:	LD DJNZ RET	R15, #0FFH R15, LOOP0	;00H <-FFH
END_SYM:	NOP		

.END

Note: It is possible to adopt protection option (read or hard lock protection) in User Program Mode only when it hasn't been adopted by the programmer tools (in Tool Mode before).



19 ELECTRICAL DATA

OVERVIEW

In this chapter, S3C84BB/F84BB electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- Input/output capacitance
- D.C. electrical characteristics
- A.C. electrical characteristics
- Oscillation characteristics
- Oscillation stabilization time
- Data retention supply voltage in stop mode
- A/D converter electrical characteristics



(T _A =	25	°C)
-------------------	----	-----

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
Input voltage	VI		-0.3 to V _{DD} + 0.3	
Output voltage	V _O		-0.3 to V _{DD} + 0.3	
Output current high	I _{ОН}	One I/O pin active	- 18	mA
		All I/O pins active	- 60	
Output current low	I _{OL}	One I/O pin active	+30	
		Total pin current for port	+100	
Operating temperature	Τ _Α		-40 to +85	°C
Storage temperature	T _{STG}		- 65 to + 150	

Table 19-2. D.C. Electrical Characteristics

(T_A = -25 °C to + 85 °C, V_{DD} = 2.7 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage	V _{DD}	f _{CPU} = 10 MHz	2.7	-	5.5	V
Input high voltage	V _{IH1}	All input pins except V _{IH2}	0.8 V _{DD}	-	V _{DD}	
	V _{IH2}	X _{IN}	V _{DD} -0.5		V _{DD}	
Input low voltage	V_{IL1}	All input pins except V _{IL2}	-	-	0.2 V _{DD}	
	V _{IL2}	X _{IN}	-		0.4	

Table 19-2. D.C. Electrical Characteristics (Continued)

$(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.7 \text{ V t}$	to 5.5 V)
---	-----------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output high voltage	V _{OH1}	V _{DD} = 5 V; I _{OH} = -1 mA All output pins except Port 0,2,6	V _{DD} – 1.0	_	_	V
	V _{OH2}	V _{DD} = 5 V; I _{OH} = -4 mA Port 0,2	V _{DD} – 2.0			
Output low voltage	V _{OL1}	V_{DD} = 5 V; I_{OL} = 2 mA All output pins except Port 0,2,6	_	0.12	2.0	
	V _{OL2}	V _{DD} = 5 V; I _{OL} = 15 mA Port 0,2,6		0.6	2.0	
Input high leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except I _{LIH2}	-	_	3	μA
	I _{LIH2}	$V_{IN} = V_{DD}$ X_{IN}			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	-	_	-3	
	I _{LIL2}	V _{IN} = 0 V X _{IN}	_		-20	
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All I/O pins and Output pins	_	_	5	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and Output pins	-	-	-5	
Pull-up resistor	R _{L1}	V _{IN} = 0 V; V _{DD} = 5 V ±10 % Port 0–8, T _A = 25°C	30	46	80	kΩ
	R _{L2}	V _{IN} = 0 V; V _{DD} = 5 V ±10% RESET only, T _A =25 °C	120	240	320	



Table 19-2. D.C. Electrical Characteristics (Concluded)

(T_A = -25 °C to + 85 °C, V_{DD} = 2.7 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current ⁽¹⁾	I _{DD1}	V _{DD} = 5 V ± 10 % 10 MHz crystal oscillator	-	8.5	20	mA
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10 % 10 MHz crystal oscillator		2.5	5	
	I _{DD3}	Stop mode: V_{DD} = 5 V ± 10 % T _A = 25 °C		1	3	μA

NOTES:

1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.



 $(T_A = -25 \degree C \text{ to } +85 \degree C, V_{DD} = 2.7 \lor \text{ to } 5.5 \lor)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Interrupt input high, low width (P4.0–P4.7) (P8.5, P8.6)	t _{INTH} , t _{INTL}	V _{DD} = 5 V	180	I	I	ns
RESET input low width	t _{RSL}	$V_{DD} = 5 V$	1.0	-	_	μS

NOTE: User must keep more large value then min value.




Figure 19-1. Input Timing for External Interrupts (Ports 4, Port 8.5, Port 8.6)




Figure 19-2. Input Timing for RESET



Table 19-4. Input/Output Capacitance

 $(T_A = -25 \degree C \text{ to } +85 \degree C, V_{DD} = 0 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are tied to V_{SS}	-	-	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

Table 19-5. Data Retention Supply Voltage in Stop Mode

 $(T_A = -25 \degree C \text{ to } + 85 \degree C)$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Data retention supply voltage	V _{DDDR}	Stop mode	2	_	5.5	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2.0 V, Stop mode	_	_	3	μΑ




Figure 19-3. Stop Mode Release Timing Initiated by RESET






Figure 19-4. Stop Mode Release Timing Initiated by Interrupts



Table 19-6. A/D Converter Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Resolution			_	10	_	bit
Total accuracy		V _{DD} = 5.12 V	-	-	±3	LSB
Integral Linearity Error	ILE	AV _{REF} = 5.12V	-	-	±2	
Differential Linearity Error	DLE	AV _{SS} = 0 V fxx = 10 MHz	-	_	±1	
Offset Error of Top	EOT		-	±1	±3	
Offset Error of Bottom	EOB		-	±0.5	±2	
Conversion time ⁽¹⁾	T _{CON}	10-bit resolution	20	-	-	μS
		50 x 4/fxx, fxx = 10MHz				
Analog input voltage	V _{IAN}	-	AV_{SS}	-	AV _{REF}	V
Analog input impedance	R _{AN}	-	2	1000	-	MΩ
Analog reference voltage	AV _{REF}	-	2.5	-	V _{DD}	V
Analog ground	AV_{SS}	-	V _{SS}	-	V _{SS} +0.3	
Analog input current	I _{ADIN}	AV _{REF} = V _{DD} = 5V	-	-	10	μA
Analog block current (2)	I _{ADC}	AV _{REF} = V _{DD} = 5V	-	1	3	mA
		$AV_{REF} = V_{DD} = 3V$		0.5	1.5	
		AV _{REF} = V _{DD} = 5V When Power Down mode]	100	500	nA

$(T_A = -25 \text{ °C to } +85 \text{ °C}, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

NOTES:

'Conversion time' is the time required from the moment a conversion operation starts until it ends.
 I_{ADC} is an operating current during A/D conversion.

Table 19-7. D/A Converter Electrical Characteristics

(T_A = - 25 °C to +85 °C, V_{DD} = 2.7 V to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Resolution	-	-	-	-	8	bits
Absolute Accuracy	-		- 3	-	3	LSB
Differential Linearity Error	DLE		– 1	_	1	LSB
Setup Time	t _{su}		_	_	5	μS
Output Resistance	Ro		4.5	5	5.5	kΩ



Table 19-8. Flash Memory D.C. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Logic power supply	V _{DD}		2.7	5.0	5.5	V
Flash memory operating current (F _{DD})	F _{DD1}	V _{DD} = 2.7 V to 5.5 V during reading	-	40	80	mA
	F _{DD2}	$V_{DD} = 2.7 V$ to 5.5 V during programming	-	40	80	mA
	F _{DD3}	V_{DD} = 2.7 V to 5.5 V during erasing	_	40	80	mA

(T_A = - 25 °C to +85 °C, V_{DD} = 2.7 V to 5.5 V, V_{SS} = 0 V)

Table 19-9. Flash Memory A.C. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit	
Programming time ⁽¹⁾	Ftp	V_{DD} = 2.7 V to 5.5 V	20	30	300	uS	
Chip Erasing time ⁽²⁾	Ftp1		_	-	10	mS	
Sector Erasing time ⁽³⁾	Ftp2		_	2		mS	
Data access time	Ft _{RS}		_	50	_	mS	
Number of writing/erasing	Fnwe	_	-	100		Times	

$(T_A = -25 \circ C \text{ to } +85 \circ C, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

NOTES:

1. The Programming time is the time during which one byte(8-bit) is programmed.

2. The chip erasing time is the time during which all 64K-byte block is erased.

3. The sector erasing time is the time during which all 60K-byte block is erased.



Table 19-10. Main Oscillator Frequency (f_{OSC1})

(T_A = -25 °C to +85 °C, V_{DD} = 2.7 V to 5.5 V)

Oscillator	Clock Circuit	Test Condition	Min	Тур	Мах	Unit
Crystal		Crystal oscillation frequency	1	_	10	MHz
Ceramic		Ceramic oscillation frequency	1	_	10	
External clock		X _{IN} input frequency	1	_	10	


Table 19-11. Main Oscillator Clock Stabilization Time (t_{ST1})


(T_A = -25 °C to +85 °C, V_{DD} = 2.7 V to 5.5 V)

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	$V_{DD} = 2.7 V$ to 5.5 V	-	-	10	ms
Ceramic	Stabilization occurs when V _{DD} is equal to the minimum	_	_	4	
	oscillator voltage range.				
External clock	X_{IN} input high and low level width (t_{XH} , t_{XL})	50	-	-	ns

NOTE: Oscillation stabilization time (t_{ST1}) is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is ended by a RESET signal.










Figure 19-6. Operating Voltage Range



NOTES



20 MECHANICAL DATA




Figure 20–1. S3C84BB/F84BB 80-QFP Standard Package Dimension (in Millimeters)






Figure 20–2. S3C84BB/F84BB 80-TQFP Standard Package Dimension (in Millimeters)



21 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with Win95/98/2000 as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+ or SK-1000, for S3C7, S3C9, S3C8 families of microcontrollers. The SMDS2+ and SK-1000 is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE (Smart Studio in case of SK-1000), is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SASM ASSEMBLER

The SASM88 is a relocatable assembler for Samsung's S3C8-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all S3C8-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.






Figure 21-1. SMDS+ Product Configuration (SK-1000 is single cabinet type)



TB84BB TARGET BOARD

The TB84BB target board is used for the S3C84BB/F84BB microcontroller. It is supported by the SMDS2, SMDS2+, SK-820, or SK-1000 development system.




Figure 21–2. TB84BB Target Board Configuration






Table 21-1. Power Selection Settings for TB84BB



Target Board Part	Comments
External Triggers O Ch1 O Ch2	Connector from External Trigger Sources of the Application System
	You can connect an external trigger source to one of the two external trigger channels (CH1 or CH2) only for the SMDS2+ breakpoint and trace functions.

Table 21-2. Using Single Header Pins as the Input Path for External Trigger Sources

IDLE LED

The Green LED is ON when the evaluation chip (S3E84BB) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip (S3E84BB) is in stop mode.






Figure 21–3. 40-Pin Connectors for TB84BB (S3C84BB, 80-QFP Package)




Figure 21–4. TB84BB Cable for 80-QFP Adapter



S3C SERIES MASK ROM ORDER FORM

Product description:				
Device Number: S3C84BB (write down the ROM code number)				
Product Order Form:				
Package Marking (Che	ck One):			
Standard Custom A			Custom B	
		10 chars)	(Max 10 chars each line)	
SEC @ ` Device Name	YWW Dev	@ YWW vice Name	@ YWW	
@ : Assembly site co Delivery Dates and Qua	de, Y : Last number of asse antities:	embly year, WW : We	ek of assembly	
Deliverable	Required Delivery Date	Quantity	Comments	
ROM code	_	Not applicable	See ROM Selection Form	
Customer sample				
Risk order			See Risk Order Sheet	
Please answer the following questions: For what kind of product will you be using this order? New product Upgrade of an existing product Replacement of an existing product Other				
If you are replacing an existing product, please indicate the former product name ()				
I What are the main	reasons you decided to us	e a Samsung microcor	ntroller in your product?	
Please check all t	hat apply.			
Price Product quality		ality F	eatures and functions	
Development system Technical support		support 🗌 🗌	Delivery on time	
Used same micom before Quality of documentation Samsung repu		Samsung reputation		
Mask Charge (US\$ / Wo	on):			
Customer Information:				
Company Name:	Company Name: Telephone number			
Signatures:				
(Per	rson placing the order)		(Technical Manager)	

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3C SERIES REQUEST FOR PRODUCTION AT CUSTOMER RISK

Customer Information:	
Company Name:	
Department:	
Telephone Number:	Fax:
Date:	
Risk Order Information:	
Device Number:	S3C (write down the ROM code number)
Package:	Number of Pins: Package Type:
Intended Application:	
Product Model Number:	

Customer Risk Order Agreement:

We hereby request SEC to produce the above named product in the quantity stated below. We believe our risk order product to be in full compliance with all SEC production specifications and, to this extent, agree to assume responsibility for any and all production risks involved.

Order Quantity and Delivery Schedule:

Risk Order Quantity: PCS

Delivery Schedule:

Delivery Date (s)	Quantity	Comments

Signatures:

(Person Placing the Risk Order)

(SEC Sales Representative)

S3C84BB MASK OPTION SELECTION FORM

Device Number:	S3C(write dow	n the ROM code number)	
Attachment (Check one):	Diskette	PROM	
Customer Checksum:			
Company Name:			
Signature (Engineer):			
Please answer the following questions:			
Audio	Video	Telecom	
CD Databank	Caller ID	CD Game	
Industrials	Home Appliance	Office Automation	
Remocon	Other		
Please describe in detail its app	ication		

S3F84BB SERIES FLASH MCU FACTORY WRITING ORDER FORM (1/2)

Product Description:		
Device Number: S3F84BB	(write down the ROM code number)	
Product Order Form:	Package Pellet	Wafer
If the product order form is packag	e: Package Type:	
Package Marking (Check One):		
Standard	Custom A	Custom B
	(Max 10 chars)	(Max 10 chars each line)
SEC @ YWW Device Name	@ YWW Device Name	@ YWW

@ : Assembly site code, Y : Last number of assembly year, WW : Week of assembly

Delivery Dates and Quantity:

ROM Code Release Date	Required Delivery Date of Device	Quantity

Please answer the following questions:

¢\$	What is the purpose of this order? New product development Upgrade of an existing product Replacement of an existing microcontroller Other			
If you are replacing an existing microcontroller, please indicate the former microcontroller name				
	()			
47	What are the main reasons you decided to use a Samsung microcontroller in your product? Please check all that apply.			
	Price Product quality Features and functions			
	Development system Technical support Delivery on time			
	Used same MCU before Quality of documentation Samsung reputation			
Customer Information:				
Com	Company Name: Telephone number			
Signatures:				
	(Person placing the order) (Technical Manager)			

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3F84BB FLASH MCU FACTORY WRITING ORDER FORM (2/2)

Device Number:	S3F84BB	(write down the ROM code number)	
Customer Checksums:			
Company Name:			
Signature (Engineer):			
Read Protection ⁽¹⁾ :	Yes	No	
Please answer the following questions:			
Are you going to continu Yes	e ordering this device?		
If so, how much will you be ordering?pcs			
Application (Product Model ID:)			
Audio	Video	Telecom	
LCD Databank	Caller ID	LCD Game	
Industrials	Home Applia	nce Office Automation	
Remocon	Other		

Please describe in detail its application

NOTES

- 1. Once you choose a read protection, you cannot read again the programming code from the ROM.
- 2. FLASH MCU Writing will be executed in our manufacturing site.
- 3. The writing program is completely verified by a customer. Samsung does not take on any responsibility for errors occurred from the writing program.

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)