**AMCC** ®

EVALUATION MANUAL

The S6006 Evaluation Manual describes two evaluation boards that allow demonstration of AMCC's S3015/S3016 E4/STM-1/OC-3 SONET/SDH/ATM interface circuits. This document provides information on board contents and layout. It should be used in conjunction with the S3015/S3016 data sheet, which contains full technical details on chip operation.

Figure 1 depicts a block diagram of circuit functionality. Power is supplied to the boards from external raw supplies connected through the on-board power connections. Connectors allow easy access to all of the interface signals on the S3015/S3016 chips. All required external circuitry, including transformers and passive components, are provided on the boards. For additional detail on the interface circuitry or for applications examples, contact AMCC for the S3015/S3016 "System Interface Application Note".

Figure 1. Functional Block Diagram

DCTB = DUT Controlled Termination Buffer
CVTB = Controllable Voltage Termination Buffer

ELECTRICAL CONNECTIONS

Separate boards are provided for the S3015 and the S3016 chips. Layouts for both boards are depicted in Figures 2 and 3, showing the location of connectors and components. The various connections are described in the following sections.

Power Connections

Connections are provided on the board for ground and VCC. Refer to Table 1 for recommended operating conditions.

Table 1. Power Connection Recommended Operating Conditions

Power Supply	Nominal Input Voltage
VCC	5 V
Ground	0 V

Figure 2. S3015 Board Layout

Cable Connections - Transmitter

Two BNC connectors allow connection to the following two output signals. (See Figure 2 for locations.)

TX_CABLE_OUTPUT. Transformer Output. Drives the G.703 specified 75Ω cable. The G.703 output mask can be measured at this point. A 75Ω SMB connector is included for impedance matching and easy interfacing to a 75Ω cable.

TX_MONITOR_OUTPUT. Transformer Output. Drives the monitor point as specified in G.703. This output is identical to the TX_OUT signal. A probe socket is included to allow for easy measurements of transformer output.

Cable Connections - Receiver

A BNC connector allows connection to the following input signal. (See Figure 3 for location.)

RX_CABLE_INPUT. Transformer Input. Receives the G.703 compliant signal. The G.703 input waveforms and loss-of-signal detection levels are specified at this connector. A 75Ω SMB connector is included for impedance matching and easy interfacing to a 75Ω cable.

Figure 3. S3016 Board Layout

Overhead Processor Connections - Transmitter

RESET. TTL Input. Initializes the S3015 to a known logic state.

SERDATIP/N. Differential AC-coupled PECL. SMA connector that drives the serial data inputs to the CMI encoder circuit. This input should be supplied with NRZ data at the appropriate data rate. (See Table 2.)

REFCKIN. TTL input. SMA connector that must be supplied with the correct reference clock frequency. (See Table 2.) Used by the S3015 to synthesize the serial clock.

SERDATOP/N. Differential PECL. This output is the delayed version of the incoming data stream updated on the falling edge of SERCLKOP/N.

SERCLKOP/N. Differential PECL. This output is phase-aligned with SERDATOP/N.

Table 2. Operating Frequencies

MODE	REF CLK FREQ (REFCKIN/P) MHz	SERIAL DATA RATE (SERDATIP/N, TX_OUT) Mbits/s
STS-3 CMI	19.44	155.52
E4 CMI	17.408	139.264

DIP Switch - Transmitter

An onboard DIP switch provides additional control capability on the transmitter board. The following five signals are controlled by means of the DIP switch:

SERDATEN. TTL input. Enables the loopback path from the S3015 to the S3016. The data from the SERDATIP/N inputs will be CMI-encoded and sent to the S3016, where it will be decoded and output on the SERDATOP/N pins.

XFRMEN. TTL input. Enables the transformer outputs TX_OUT and MON_OUT.

CMISEL. TTL input. Selects CMI or NRZ. Logic High selects CMI mode, and Logic Low selects NRZ mode.

DLCV. Singled-ended PECL input. Only active in CMI mode. Set High to force a CMI line code violation.

TSTCLKEN. TTL input. Enables the reference clock to be used instead of the VCO for testing, allowing a means of testing chip functions without the use of the PLL.

Overhead Processor Connections - Receiver

RESET. TTL Input. Initializes the S3016 to a known logic state.

SERDATIP/N. Differential PECL. Clock is recovered from transitions on these inputs.

REFCKIN. TTL input. SMA connector that must be supplied with the correct reference clock frequency. (See Table 2.) Used by the S3016 to initialize the receive clock recovery PLL. The reference clock must be present during reset to guarantee initialization of the PLL circuits.

SERDATOP/N. Differential AC-coupled PECL output. SMA connector that drives the decoded CMI data to the overhead processor.

SERCLKOP/N. Differential PECL. This output is phase-aligned with SERDATOP/N.

LOSOUT. TTL output. When High, this signal indicates that the clock recovery PLL is detecting valid data at the serial data inputs and is attempting to lock to it. When Low, the clock recovery PLL is locked to REFCKIN.

REFCKOUT. TTL input. Clock output that is at the same frequency as the REFCKIN input.

DIP Switch - Receiver

An onboard DIP switch provides additional control capability on the receiver board. The following four signals are controlled by means of the DIP switch:

LOSOPT. PECL. Active Low. This input is driven by the external optical receiver module to indicate a loss of received optical power.

CMISEL. TTL input. A Logic High selects CMI mode; a Logic Low selects NRZ.

EQUALSEL. TTL input. A Logic High selects ANDATIN. A Logic Low selects SERDATIP/N.

TSTCLKEN. TTL. Active High. Enables the reference clock to be used in place of the VCO for testing. Allows a way to test the chip without the use of the PLL.

CRYSTAL REFERENCE

A 19.44 MHz or a 17.408 MHz differential ECL crystal oscillator can be used for the reference clock. One 19.44 MHz crystal is provided on each board. If a 17.408 MHz reference frequency is needed, AMCC can recommend crystal vendors.

JUMPER CONFIGURATION

The jumpers labeled JP1 on both boards allow the user to control whether an onboard crystal reference or external clock reference is used (see Crystal Reference above). Jumper A is installed when an external reference is used, and Jumper B is installed when the onboard crystal reference is used.