## General Description

The AAT1409 is a highly integrated, high efficiency LED backlight solution for notebook computers, monitors and portable TVs. The device operates from DC inputs, cigarette lighter adapters, or multi-cell Li-ion batteries over the 4.5 V to 26 V voltage range.

An integrated boost (step-up) converter provides up to 45 V output for driving series LEDs. Eight precision current sinks are programmed up to 45 mA per string through one external $R_{\text {SET }}$ resistor, supporting up to $88^{1}$ white LEDs at 360 mA total output current.

LED strings may be disabled or operated in parallel for increased drive capability. The boost output voltage is set by the LED string with the highest voltage requirement, allowing a wide range of LED characteristics.

The PWM dimming range at 100 Hz is up to $1,000: 1$.
The boost switching frequency is selectable (up to 1.3 MHz ) to allow optimum efficiency and the smallest external L/C filtering components. Alternatively, the device may be synchronized to an external clock.

Boost current mode control provides fast response to line and load transients. Integrated Light-Load mode ensures highest efficiency across the entire load range.

Fault tolerant circuitry extends system life by disabling open LED strings. The unique high voltage current sinks prevent damage resulting from shorted LEDs.

The AAT1409 is available in the Pb-free, thermally enhanced 24-pin $3 \times 4$ TQFN package.

## Features

- $\mathrm{V}_{\text {IN }}$ Range: 4.5 V to $5.5 \mathrm{~V} / 5.0 \mathrm{~V}$ to 26.0 V
- LX Rated to 50V
- Maximum $\mathrm{I}_{\text {оut: }} 360 \mathrm{~mA}$
- Up to $92 \%$ Efficiency
- High Efficiency Light-Load Mode
- 8 LED Current Sinks up to 45 mA /each
- $\pm 2 \%$ Accuracy ( 21 mA )
- $\pm 2 \%$ Matching ( 21 mA )
- Flexible Configurations
- Disable or Parallel
- Switching Frequency Options
- 675 kHz or 1.3 MHz
- Synchronize to System Clock
- PWM Direct Dimming Input
- Up to 100 kHz Prevents Audio Interference
- Fast Turn-On/Off
- Wide 1,000:1 Dimming Range ( 100 Hz )
- Fault Tolerant: Open/Short LED(s)
- Current Limit Protection
- Over-Voltage Protection
- Over-Temperature Protection
- Soft-Start Minimizes Inrush Current
- TQFN34-24 Low Profile Package
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Temperature Range


## Applications

- Monitors
- Notebook Computers
- Portable TV
- Portable DVD Players
- White LED Backlight

[^0]
## SwitchReg ${ }^{\text {TM }} 8$ Channel LED Backlight Driver with Integrated Boost and High Frequency Direct PWM Dimming

## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function | Description |
| :---: | :---: | :---: | :--- |
| 1 | SYNC | I | Synchronizes switching frequency to external system clock. Tie to GND to disable this feature. |
| 2 | FSET | I | Connect logic high to set internal oscillator to 1300kHz. Connect logic low to set internal oscil- <br> lator to 675kHz. |
| $3,4,18,21$ | GND | GND | Connect to GND |
| 5 | PWM | I | Direct PWM input pin. Connect logic level PWM input signal in the frequency range 100Hz- <br> 100kHz to this pin to enable PWM dimming. |
| 6 | CS1 | O | Output current sink 1. Connect to SGND to disable channel 1. |
| 7 | CS2 | O | Output current sink 2. Connect to SGND to disable channel 2. |
| 8 | CS3 | O | Output current sink 3. Connect to SGND to disable channel 3. |
| 9 | CS4 | O | Output current sink 4. Connect to SGND to disable channel 4. |
| 10 | SGND | GND | Current sink ground tied to return of internal current sinks CS1-CS8. |
| 11 | CS5 | O | Output current sink 5. Connect to SGND to disable channel 5. |
| 12 | CS6 | O | Output current sink 6. Connect to SGND to disable channel 6. |
| 13 | CS7 | O | Output current sink 7. Connect to SGND to disable channel 7. |
| 14 | CS8 | O | Output current sink 8. Connect to SGND to disable channel 8. |
| 15 | RSET | I | Connect resistor to ground to set maximum current through the LED strings. |
| 16 | COMP | I | Connect an external resistor and capacitor to ground to compensate the boost converter. |
| 17 | OVP | I | Over-voltage protection pin. Connect resistive divider between VOUT and GND. Care should <br> be taken to ensure that the voltage at LX does not exceed its maximum rating under extreme <br> operating conditions. |
| 19 | LX | O | Switching node of boost converter. Connect an inductor between this pin and input voltage <br> source. Connect the anode of Schottky diode between this pin and the boost output capacitor. |
| 20 | PGND | GND | Power ground; tied to source of integrated NMOS switching device. <br> 22 |
| VCC | I/O | Internal regulated voltage when operating from input voltage range 5.0V to 26.0V. De-couple <br> with a 2.2 FF capacitor to ground. Do not source current from this node. Input voltage pin <br> when operating from input voltage range 4.5V to 5.5V. |  |
| 23 | EN | I | Logic high enable pin. Pull logic high or tie to IN to enable the device. Pull low to disable the <br> device and minimize quiescent current; pulling low also disables the internal linear regulator. |
| 24 | IN | I | Input voltage to IC. Tied to input voltage source and input boost inductor. |
| EP | GND | Exposed paddle. Connect to PCB GND plane. PCB paddle should maintain acceptable junction <br> temperature. |  |

## Pin Configuration

TQFN34-24
(Top View)


## SwitchReg ${ }^{\text {TM }} 8$ Channel LED Backlight Driver with Integrated Boost and High Frequency Direct PWM Dimming

## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value |  |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{LX}}$ | LX Voltage to GND | Units |  |
| $\mathrm{V}_{\mathrm{IN}, \mathrm{EN}}$ | Input Voltage, EN to GND | -0.3 to 30 |  |
| $\mathrm{~V}_{\mathrm{CSx}}$ | Output Current Sinks CS1 - CS8 to GND | -0.3 to 32 |  |
| $\mathrm{~V}_{\mathrm{CC}}$ | VCC Voltage to GND | -0.3 to 7.0 |  |
| OVP, <br> SYNC, RSE PWM, | OVP, COMP, PWM, SYNC, CLK Voltage to GND | V |  |
| $\mathrm{I}_{\mathrm{OUT}}$ | Maximum DC Output Current ${ }^{2}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ |  |
| $\mathrm{~T}_{\mathrm{J}}$ | Maximum Junction Operating temperature | 375 | mA |
| $\mathrm{~T}_{\mathrm{LLAD}}$ | Maximum Soldering Temperature (at leads, 10 sec) | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation ${ }^{3}$ | 300 |  |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance ${ }^{3,4}$ | 2 | W |

## Recommended Operating Conditions

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | 5 to 26 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage Range | $\mathrm{V}_{\text {IN }}+3$ to 45 |  |
| $\mathrm{~F}_{\text {PWM }}$ | PWM Dimming Frequency Range | 0.1 to 100 | kHz |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 160 to 240 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating Junction Temperature | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

[^1]
## Electrical Characteristics ${ }^{1}$

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V} ; \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {OUt }}=2.2 \mu \mathrm{~F} ; \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F} ; \mathrm{L}_{1}=10 \mu \mathrm{H} ; \mathrm{R}_{\text {SET }}=7.5 \mathrm{k} \Omega\left(\mathrm{I}_{\mathrm{CSx}}=21 \mathrm{~mA}\right) ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply, Current Sinks |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {cc }}$ | 4.5 |  | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Open | 5.0 |  | 26.0 |  |
| $\mathrm{V}_{\text {uvio }}$ | Under Voltage Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  |  | 4.3 | V |
|  |  | Hysteresis |  | 500 |  | mV |
|  |  | $\mathrm{V}_{\text {IN }}$ Falling | 3.2 |  |  | V |
| $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\text {cc }}$ Output Voltage | $\mathrm{EN}=$ Logic High, $\mathrm{I}_{\text {cc(out })}=0 \mathrm{~mA}$ | 4.0 | 4.5 | 6 | V |
| $\mathrm{V}_{\text {cx }}$ | Current Sink Voltage | $\begin{aligned} & \mathrm{EN}=\text { Logic High, } \mathrm{I}_{\mathrm{CSx}}=21 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{SET}}=\right. \\ & 7.5 \mathrm{k} \Omega) \end{aligned}$ |  | 0.5 |  | $\checkmark$ |
| $\mathrm{I}_{Q}$ | IN Quiescent Current (no switching) | $\mathrm{I}_{\mathrm{CSx}}=0 \%, \mathrm{~V}_{\text {csx }}=0.5 \mathrm{~V}$, EN $=$ Logic High |  | 1.5 |  | mA |
| $\mathrm{I}_{\text {SD }}$ | IN Pin Shutdown Current | CS1-CS8 = Open, EN = Logic Low, does not include LX leakage current |  |  | 40.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CSX }}$ | Current Sink Accuracy | $\mathrm{I}_{\mathrm{CSx}}=21 \mathrm{~mA}$ | -5 | $\pm 2$ | +5 | \% |
| $\mathrm{I}_{\text {cSx-Matching }}$ | Current Matching Between Any Sink Channel | $\mathrm{I}_{\mathrm{CSx}}=21 \mathrm{~mA}$ | -3 | $\pm 2$ | +3 | \% |
| $\mathrm{V}_{\text {ovp }}$ | Over-Voltage Threshold | $\mathrm{V}_{\text {out }}$ Rising | 1.1 | 1.2 | 1.3 | V |
|  | Over-Voltage Hysteresis | $\mathrm{V}_{\text {OUt }}$ Falling |  | 100 |  | mV |
| $\mathrm{R}_{\text {DS(ON)LO }}$ | Low Side Switch On Resistance | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ |  | 200 |  | $\mathrm{m} \Omega$ |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle |  | 90 |  |  | \% |
| $\mathrm{T}_{\text {min }}$ | Minimum On-Time |  |  | 100 |  | ns |
| $\mathrm{I}_{\text {CSx }} / \mathrm{I}_{\text {RSET }}$ | Current Set Ratio | $\mathrm{I}_{\text {CSX }} / \mathrm{I}_{\text {RSET }}, \mathrm{V}_{\text {RSET }}=0.6 \mathrm{~V}$ |  | 262 |  | A/A |
| $\mathrm{I}_{\text {LIMIT }}$ | Low Side Switch Current Limit |  | 3.0 |  | 6.5 | A |
| $\mathrm{I}_{\text {LEAK }}$ | LX Pin Leakage | $\mathrm{EN}=$ Logic Low; $\mathrm{V}_{\mathrm{LX}}=40 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  | CSx Pin Leakage | $\mathrm{EN}=$ Logic Low, CSx $=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Fosc | Oscillator Frequency | $\begin{aligned} & \text { FSET = Logic Low; } \mathrm{V}_{\text {IN }}=5.0 \text { to } 26.0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 550 | 675 | 800 | kHz |
|  |  | $\begin{aligned} & \text { FSET = Logic High; } \mathrm{V}_{\text {IN }}=5.0 \text { to } 26.0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 1100 | 1300 | 1500 | kHz |
| $\mathrm{F}_{\text {SYNC }}$ | Sync Frequency |  |  | $\begin{gathered} \mathrm{F}_{\mathrm{OSC}} \\ \pm 20 \% \end{gathered}$ |  | kHz |
| $\mathrm{F}_{\text {SYNC }}$ | Sync Duty Cycle Range | $\mathrm{F}_{\text {osc }} \pm 20 \%$ | 10 |  | 90 | \% |
| $\mathrm{F}_{\text {PWM (MAX) }}$ | Maximum Direct PWM Frequency |  |  | 50 | 100 | kHz |
| $\mathrm{T}_{\text {ss }}$ | Soft-Start Time | $\mathrm{V}_{\text {OUT }}=35 \mathrm{~V}, \mathrm{C}_{\text {COMP }}=18 \mathrm{nF}, \mathrm{R}_{\text {coMP }}=10 \mathrm{k} \Omega$ |  | 1 |  | ms |
| Logic Level Inputs: EN Pin |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN(L) }}$ | Threshold Low |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {EN(H) }}$ | Threshold High |  | 2.5 |  |  | V |
| $\mathrm{I}_{\text {LEN }}$ | Input Leakage Enable Pin | $\mathrm{V}_{\text {EN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{A}$ |
| Logic Level Inputs: SYNC, PWM, FSET Pins |  |  |  |  |  |  |
| $\mathrm{V}_{(H)}$ | Threshold Low |  |  |  | 0.4 | V |
| $\mathrm{V}_{(H)}$ | Threshold High |  | 1.4 |  |  | V |
| $\mathrm{I}_{\text {LK }}$ | Input Leakage | $\mathrm{V}_{\text {SYMC }}=\mathrm{V}_{\text {PWM }}=\mathrm{V}_{\text {FSET }}=5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {PWM(ON/OFF) }}$ | PWM Turn On/Off Delay | PWM transition to $95 \% / 5 \% \mathrm{I}_{\text {RSET }}$ |  | 1 |  | $\mu \mathrm{s}$ |
| Thermal Protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {(SD) }}$ | $\mathrm{T}_{3}$ Thermal Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {J }}$ (YYS) | TJ Thermal Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

[^2]
## SwitchReg ${ }^{\text {TM }} 8$ Channel LED Backlight Driver with Integrated Boost and High Frequency Direct PWM Dimming

## Typical Characteristics

Boost Efficiency vs. Input Voltage
$\left(\mathrm{L}=10 \mu \mathrm{H} ; \mathrm{V}_{\mathrm{CC}}=4.7 \mathrm{~V} ;\right.$ PWM $\left.=\mathrm{V}_{\mathrm{Cc}} ; \mathrm{F}_{\text {SET }}=\mathrm{GND} ; \mathrm{I}_{\mathrm{OUT}}=360 \mathrm{~mA}\right)$


Boost Efficiency vs. PWM Duty Cycle ( $L=10 \mu \mathrm{H} ; \mathrm{V}_{\mathrm{cc}}=4.7 \mathrm{~V} ; \mathrm{F}_{\text {SET }}=\mathrm{GND}$ )


## Low Side Switch Current Limit vs. Temperature

 $\left(\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}\right.$ to 26 V )

Boost Efficiency vs. Load Current
( $\mathrm{L}=10 \mu \mathrm{H} ; \mathrm{V}_{\mathrm{cc}}=4.7 \mathrm{~V} ; \mathrm{PWM}=\mathrm{V}_{\mathrm{cc}} ; \mathrm{F}_{\mathrm{SET}}=\mathrm{GND}$ )


Output Current vs. PWM Duty Cycle $\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} ; \mathrm{I}_{\mathrm{csx}}=20 \mathrm{~mA} / \mathrm{ch}\right)$


## $\mathrm{V}_{\mathrm{cc}}$ Line Regulation vs. Input Voltage



## Typical Characteristics



Switching Frequency vs. Temperature
( $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ )


Current Sink Accuracy vs. Temperature $\left(\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{csx}}=0.8 \mathrm{~V} ; \mathrm{I} \mathrm{csx}=21 \mathrm{~mA} /\right.$ Channel $)$


Shutdown Current vs. Input Voltage
( $\mathrm{V}_{\mathrm{Lx}}=\mathrm{V}_{\mathrm{csx}}=$ Open)


Over-Voltage Threshold vs Temperature ( $\mathrm{V}_{\mathrm{N}}=12 \mathrm{~V}$ )


## Current Sink Matching vs. Temperature

 $\left(\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{csx}}=0.8 \mathrm{~V} ; \mathrm{I}_{\mathrm{csx}}=21 \mathrm{~mA} /\right.$ Channel $)$

## SwitchReg ${ }^{\text {TM }} 8$ Channel LED Backlight Driver with Integrated Boost and High Frequency Direct PWM Dimming

## Typical Characteristics



## Functional Block Diagram



## Functional Description

The AAT1409 is a highly integrated, high efficiency white LED backlight solution for notebook computers, monitors and portable TVs. The device operates from regulated DC inputs, cigarette lighter adapters, and multi-cell Li-ion batteries over a voltage range from 4.5 V to 26 V .

The integrated boost (step-up) converter provides up to 45 V output to drive multiple strings of series LEDs. The maximum number of LEDs is dependent upon the forward voltage of each LED. Eight precision current sinks can provide constant current drive for up to 88 white LEDs depending upon LED $V_{F}$. The LED current is set by a single external resistor up to 45 mA per string for a total output current capability of 360 mA . The controller derives output feedback from the channel with the lowest current sink voltage while maintaining the programmed current in each LED string. This ensures the lowest possible output voltage, highest efficiency and continuous operation with mismatched LED strings.

The AAT1409 is designed for maximum flexibility. The LED strings may be disabled or used in parallel for increased current capability. Thus, the AAT1409 allows operation with fewer than 8 LED strings with the maximum number of LEDs per channel set by the LED $V_{F}$ and the output voltage of the boost converter. A lower number of LEDs can also be used. Unused current sinks are disabled by tying them to ground. The unique high voltage current sinks support non-matching LED strings (LED quantity, type, etc.). For high current applications, such as high-brightness LEDs, multiple current sinks may be connected in parallel providing up to 360 mA per LED string.
The AAT1409 supports a high input PWM frequency to help eliminate potential audio emissions caused by har-monic/sub-harmonic resonance of the power stage. The PWM dimming range is up to $1,000: 1$ (see Figure 1).
The output voltage is regulated by the string with the highest voltage requirement, allowing a wide range of LED characteristics. The boost switching frequency is
adjustable up to 1300 kHz for optimum efficiency and the smallest external filtering components. Alternatively, the device may be synchronized to an external clock. Current mode control provides fast response to line and load transients. Integrated light load mode ensures highest efficiency across the entire input voltage and load range.

Fault tolerant circuitry extends system life by disabling open LED strings. The high voltage current sinks maintain normal operation with non-matched strings while also preventing damage due to shorted LEDs.
The AAT1409 is available in a Pb-free, thermally enhanced 24 -pin $3 \times 4 \mathrm{~mm}$ TQFN package.

## PWM Dimming

The AAT1409 provides direct PWM dimming. After initial power-up or when EN is cycled, the device is enabled with brightness (default) controlled by the PWM duty cycle and the $\mathrm{R}_{\text {Set }}$ resistor value.

The ultra-fast $1 \mu \mathrm{~s}$ turn-on and turn-off time of the boost regulator and current sinks ensures high performance and excellent dimming range in applications requiring high frequency PWM dimming. The high PWM dimming frequency eliminates audio interference. The integrated current sinks ensure good timing between strings (PWM matching) while the fast response yields a linear PWM duty-cycle versus LED current characteristic. PWM inputs from 100 Hz to 100 kHz are recommended.

## AAT1409 Dimming Range

 vs. PWM Pin Frequency

Figure 1: PWM Input Frequency vs. Dimming Range.

## Fault Tolerant Operation

The AAT1409 device is protected from faults arising from LED opens and/or shorts.

An LED open condition will be detected by the controller at startup and during normal operation. The low voltage on the current sink is detected by the controller, which disables the feedback to the boost converter from that current sink. The remaining LED strings continue to operate normally. The controller re-enables the current sink feedback if the LED open condition is removed during a power or EN cycle. This feature extends backlight life and reliability, which is otherwise limited by intermittent conditions in the LED string(s) and/or circuit board interconnections.

Under all conditions, the over-voltage protection circuitry prevents the switching node (LX) from exceeding the maximum operating voltage prior to disabling the current sink. Over-voltage protection (OVP) disables boost switching while maintaining the programmed LED current. Boost switching is re-enabled when OVP hysteresis is satisfied.

A LED short condition results in a higher voltage appearing on the affected channels' current-sink pin. The affected current sink automatically compensates for the additional voltage. The current sink can withstand a high voltage indefinitely. However, the increased voltage across the current sink causes an increase in power dissipation. The channel will continue to operate until the over-temperature protection activates.

Integrated over-current protection is provided. Overcurrent protection prevents inductor saturation and any resulting damage to the switching device occurring during an overload fault condition.

## Application Information

## OVP Protection with Open LED Failure

The OVP protection consists of a resistive divider network (R3 and R4) as shown in Figure 2. The resistor divider must be selected so that the voltage at the OVP pin exceeds the OVP rising threshold when the output is at $\mathrm{V}_{\text {OUT(MAX) }}$.

$$
\mathrm{R} 3=\mathrm{R} 4 \cdot\left(\frac{\mathrm{~V}_{\mathrm{OUT}(\mathrm{MAX})}}{\mathrm{V}_{\mathrm{OVP}(\mathrm{MAX})}}-1\right)
$$

When the OVP rising threshold is exceeded, the converter stops switching. The open LED channel is removed from the boost converter feedback loop. When the voltage at the OVP pin falls below the OVP hysteresis voltage, the boost converter can resume switching.

It is important that during normal operation the current sinks are given enough headroom so that the OVP threshold is not tripped.

The output voltage at the minimum OVP threshold is

$$
\mathrm{V}_{\mathrm{OUT}(\mathrm{MIN})}=\mathrm{V}_{\mathrm{OVP}(\mathrm{MIN})} \cdot\left(\frac{\mathrm{R}_{3}}{\mathrm{R}_{4}}+1\right)
$$

The maximum voltage of each LED string including the current sink headroom should not exceed $\mathrm{V}_{\text {out(min) }}$.

$$
\begin{gathered}
\mathrm{V}_{\mathrm{OUT}(\mathrm{MIN})}>\mathrm{V}_{\mathrm{CSX}}+\mathrm{N} \cdot \mathrm{~V}_{\mathrm{FLED}(\mathrm{MAX})} \\
\mathrm{V}_{\mathrm{OVP}(\mathrm{MIN})} \cdot\left(\frac{\mathrm{R}_{3}}{\mathrm{R}_{4}}+1\right)>\mathrm{V}_{\mathrm{CSX}}+\mathrm{N} \cdot \mathrm{~V}_{\mathrm{FLED}(\mathrm{MAX})} \\
\mathrm{R} 3>\mathrm{R} 4 \cdot\left(\frac{\mathrm{~V}_{\mathrm{CSX}}+\mathrm{N} \cdot \mathrm{~V}_{\mathrm{FLED}(\mathrm{MAX})}-\mathrm{V}_{\mathrm{OVP}(\mathrm{MIN})}}{\mathrm{V}_{\mathrm{OVP}(\mathrm{MIN})}}\right)
\end{gathered}
$$

Where:
N is the number of LEDs in each string.
$\mathrm{V}_{\text {ovp(min) }}=1.1 \mathrm{~V}$ is minimum over voltage threshold.
$V_{C S X}=0.5 \mathrm{~V}$ is the current sink voltage.
$\mathrm{V}_{\text {FLED(MAX) }}$ is the maximum LED forward voltage at 20 mA .


Figure 2: Over-Voltage Protection and Current Sink Setting Circuit.

Another factor in setting the OVP voltage using the resistive divider is that the maximum voltage at the LX pin does not exceed $\mathrm{V}_{\mathrm{LX}(\operatorname{MAX})}=50 \mathrm{~V}$.

$$
V_{L X(\text { MAX })}=V_{O U T(M A X)}+V_{D 1}+V_{R I N G}
$$

$V_{D 1}$ is the forward voltage of the Schottky diode D1 $V_{\text {RIng }}$ is the voltage spike at the LX node caused by the delay of D1 at turn on.

Measurements should confirm that the maximum switching node voltage $\mathrm{V}_{\mathrm{LX}(\operatorname{MAX})}$ is less than 50.0 V under worst case conditions.

For example, if the number of white LEDs in each string is $N=11$, the resistor divider R 3 can be calculated by selecting R4 $=12.1 \mathrm{k} \Omega$ :

$$
\mathrm{R} 3>12.1 \mathrm{k} \Omega \cdot\left(\frac{0.5 \mathrm{~V}+11 \cdot 3.7 \mathrm{~V}-1.1}{1.1}\right)=441.1 \mathrm{k} \Omega
$$

choose R3 $=442 \mathrm{k} \Omega$.

The maximum output voltage with the selected values of R4, R3 is

$$
\mathrm{V}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{V}_{\mathrm{OVP}(\mathrm{MAX})} \cdot\left(\frac{\mathrm{R}_{3}}{\mathrm{R}_{4}}+1\right)=48.8 \mathrm{~V}
$$

## LED Current Sink Setting

The current sink is controlled by the $\mathrm{R}_{\mathrm{SET}}$ voltage ( 0.6 V ) and the $R_{\text {SET }}$ resistor (R2). For maximum accuracy, a $1 \%$ tolerance resistor is recommended.

The $R_{\text {Set }}$ resistor ( $R 2$ ) value can be calculated as follows:

$$
\mathrm{R}_{2}=\frac{262 \cdot 0.6 \mathrm{~V}}{\mathrm{I}_{\mathrm{CSX}(\mathrm{MAX})}}
$$

Where $\mathrm{V}_{\text {RSET }}=0.6 \mathrm{~V}$.
For example, if the maximum current for each string of LEDs is 30 mA , this corresponds to a minimum resistor value of $5.23 \mathrm{k} \Omega$.

$$
\mathrm{R}_{2}=\frac{262 \cdot 0.6 \mathrm{~V}}{30 \mathrm{~mA}}=5.23 \mathrm{k} \Omega
$$

| Maximum $\mathbf{I}_{\text {LED }}$ Current (mA) | R2 (k $\mathbf{\Omega}$ ) |
| :---: | :---: |
| 45 | 3.48 |
| 30 | 5.23 |
| 25 | 6.19 |
| 20 | 7.87 |
| 15 | 10.5 |
| 10 | 15.8 |
| 5 | 31.6 |

## Table 2: Maximum LED Current Sink vs. R $_{\text {SET }}$ Resistor (R2) Values.

## Schottky Diode Selection

To ensure minimum forward voltage drop, high voltage Schottky diodes are considered the best choice for the White LED boost converter. The output diode is sized to maintain acceptable efficiency and reasonable operating junction temperature under full load operating conditions. Forward voltage $\left(\mathrm{V}_{\mathrm{F}}\right)$ and package thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ are the dominant factors to consider in selecting a diode. The diode non-repetitive peak forward surge current rating ( $\mathrm{I}_{\mathrm{FSM}}$ ) should be considered for high pulsed load applications. $\mathrm{I}_{\text {FSM }}$ rating drops with increasing conduction period. Manufacturers' datasheets should be consulted to verify reliability under peak loading conditions. The diode's published current rating may not reflect actual operating conditions and should be used only as a comparative measure between similarly rated devices.

During the on-time, the output voltage on the output cap is applied to the cathode of the external Schottky diode. The rectifier's reverse breakdown voltage rating should be greater than the maximum output voltage rating of the Boost. 40V rated Schottky diodes are recommended for outputs less than 30V, while 60V rated Schottky diodes are recommended for outputs greater than 35V.

The average diode current is equal to the output current.

$$
I_{\mathrm{AVG}}=I_{\mathrm{OUT}}
$$

The approximate power loss on the Schottky diode can be determined:

$$
P_{\text {LOSS-DIODE }}=I_{\text {AVG }} \cdot V_{F}=I_{\text {OUT }} \cdot V_{F}
$$

Diode junction temperature can be estimated.

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{AMB}}+\theta_{\mathrm{JA}} \cdot \mathrm{P}_{\mathrm{LOSS}-\mathrm{DIODE}}
$$

Output diode junction temperature should be maintained below $110^{\circ} \mathrm{C}$, but may vary depending on application and/or system guidelines. The diode $\theta_{\text {JA }}$ can be minimized with additional PCB area on the cathode. PCB heat-sinking the anode may degrade EMI performance. The reverse leakage current of the rectifier must be considered to maintain low quiescent (input) current and high efficiency under light load. The rectifier reverse current increases dramatically at elevated temperatures.

## Inductor Selection

The white LED boost (step-up) converter is designed to operate with a minimum inductor value of $4.7 \mu \mathrm{H}$ for all input and output voltage combinations. The inductor saturation current rating should be greater than the NMOS current at maximum duty cycle.

$$
\mathrm{D}_{\mathrm{MAX}}=\frac{\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}-\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}\right)}{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}}
$$

The inductor ( L ) is selected to avoid saturation at minimum input voltage, maximum output load conditions. Peak current may be calculated from the following equation, again assuming continuous conduction mode. Worst-case peak current occurs at minimum input voltage (maximum duty cycle) and maximum load.

$$
\mathrm{I}_{\mathrm{PEAK}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{1-\mathrm{D}_{\mathrm{MAX}}}+\frac{\mathrm{D}_{\mathrm{MAX}} \cdot \mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})}}{2 \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{~L}}
$$

## Output Capacitor

The high output ripple inherent in the boost converter necessitates low impedance output filtering.

Multi-layer ceramic (MLC) capacitors provide small size and adequate capacitance, low parasitic equivalent
series resistance (ESR) and equivalent series inductance (ESL), and are well suited for use with the white LED boost regulator. MLC capacitors of type X7R or X5R are recommended to ensure good capacitance stability over the full operating temperature range.

The output capacitor is sized to maintain the output load without significant voltage droop ( $\Delta \mathrm{V}_{\text {out }}$ ) during the power switch ON interval, when the output diode is not conducting. A ceramic output capacitor from $2.2 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ is recommended. Typically, 50 V rated capacitors are required for the 42 V maximum boost output. Ceramic capacitors sized as small as 0805 or 1206 are available which meet these requirements.

MLC capacitors exhibit significant capacitance reduction with applied voltage. Output ripple measurements should confirm that output voltage droop and operating stability are acceptable. Voltage derating can minimize this factor, but results may vary with package size and among specific manufacturers.

The output capacitor size can be estimated using the equation:

$$
\mathrm{C}_{\text {OUT }}=\frac{\mathrm{I}_{\text {OUT }} \cdot \mathrm{D}_{\text {MAX }}}{\mathrm{F}_{\mathrm{S}} \cdot \Delta \mathrm{~V}_{\text {OUT }}}
$$

To maintain stable operation at full load, the output capacitor should be sized to maintain $\Delta \mathrm{V}_{\text {OUT }}$ between 100 mV and 200 mV .

The WLED boost converter input current flows during both ON and OFF switching intervals. The input ripple current is less than the output ripple and, as a result, less input capacitance is required.

## Compensation Component Selection

The AAT1409 Boost architecture uses peak current mode control to eliminate the double pole effect of the output L\&C filter and simplifies the compensation loop design. The current mode control architecture simplifies the transfer function of the control loop to be a one-pole, one left plane zero and one right half plane (RHP) system in the frequency domain. The dominant pole can be calculated by:

$$
f_{P}=\frac{1}{2 \pi \cdot R_{0} \cdot C_{4}}
$$

## SwitchReg ${ }^{\text {TM }} 8$ Channel LED Backlight Driver with Integrated Boost and High Frequency Direct PWM Dimming

The ESR zero of the output capacitor (see Figure 3) can be calculated by:

$$
f_{Z_{-}-E S R}=\frac{1}{2 \pi \cdot R_{E S R} \cdot C_{4}}
$$

Where:
$\mathrm{C}_{4}$ is the output filter capacitor
$\mathrm{R}_{\mathrm{O}}$ is the equivalent load resistor value
$R_{\text {ESR }}$ is the equivalent series resistance of the output capacitor.

The right half plane (RHP) zero can be calculated by:

$$
f_{\mathrm{Z}_{\text {_ESR }}}=\frac{\mathrm{V}_{\text {IN }}{ }^{2}}{2 \pi \cdot \mathrm{~L}_{1} \cdot \mathrm{I}_{\text {OUT }} \cdot \mathrm{V}_{\text {OUT }}}
$$

It is recommended to design the bandwidth to one decade lower than the frequency of RHP zero to guarantee the loop stability. A series capacitor and resistor network (R1 and C3) connected to the COMP pin sets the pole and zero which are given by:

$$
\begin{aligned}
\mathrm{f}_{\mathrm{P}_{-} \text {Com }} & =\frac{1}{2 \pi \cdot \mathrm{R}_{\mathrm{EA}} \cdot \mathrm{C}_{3}} \\
\mathrm{f}_{\mathrm{Z}_{-} \text {com }} & =\frac{1}{2 \pi \cdot \mathrm{R}_{1} \cdot \mathrm{C}_{3}}
\end{aligned}
$$

Where:
$\mathrm{C}_{3}$ is the compensation capacitor
$R_{1}$ is the compensation resistor
$R_{E A}$ is the output resistance of the error amplifier ( $2.97 \mathrm{M} \Omega$ ).
A 15 nF (C3) capacitor and a $5 \mathrm{k} \Omega$ (R1) resistor in series are chosen for optimum phase margin and fast transient response.


Figure 3: AAT1409 Equivalent Output Stage.


L1 Sumida, CDRH5D28RHPNP-4R7N, 4.7 $\mu \mathrm{H}, 3.7 \mathrm{~A}, \mathrm{DCR}=43.1 \mathrm{~m} \Omega$
D1 Vishay, Schottky Barrier Diode, MSS1P6, 1A, 60V
C1 Taiyo Yuden, GMK325BJ106KN-T, 10 FF, 35V, X5R, 1210; OR Murata GRM32ER71H106K, 10 FF, 50V, X7R, 1210
C2 $2.2 \mu \mathrm{~F}, 10 \mathrm{~V}, 0603$
C3 Cap, $15 \mathrm{nF}, 10 \mathrm{~V}, 0603$
C4 Murata, GRM31CR71H225KA88L, $2.2 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 1206$
R1, R2, R3, R4 Carbon Film resistors, 1\%, 0603
Figure 4: AAT1409IMK Evaluation Board Schematic.


Figure 5: AAT1409IMK Evaluation Board Top Side Layout.


Figure 6: AAT1409IMK Evaluation Board Bottom Side Layout.

## 60V or Higher Output Voltage Applications

The maximum voltage of the LX pin cannot exceed 50 V that limits the output voltage of AAT1409 to less than 50 V . For larger panel driver applications where the number of LEDs in each string exceeds the maximum LEDs supported by the AAT1409, a high voltage external N-Channel MOSFET Q1 is stacked to the LX pin to protect the internal low-side switch from the output voltage greater than 50V. As illustrated in Figure 7, two AAT1409s are connected in Master and Slave configuration in order to drive 16 parallel strings with 18 LEDs in series for each string. The Master has a boost configuration with inductor L1, Schottky diode D1, and high voltage N-channel MOSFET Q1, while the Slave operates as additional 8-channel current sinks. The LX pins, VOUT, OVP pins, SYNC pins, and PWM pins of the Master and Slave should be connected together for synchronization. The gate of Q1 is connected to the input voltage via a resistive divider (R9 and R10) to keep its gate to source voltage within the maximum rating ( $\pm 20 \mathrm{~V}$ ).

## High Voltage MOSFET Selection

During the OFF-time, the energy stored in the inductor boosts-up the Drain terminal of Q 1 to $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D} 1}$. During the ON-time, the LX node pulls-down the source terminal of Q1 to GND. Therefore, the N-channel MOSFET Q1 must have a maximum operating $\mathrm{V}_{\text {Dss }}$ exceeding the maximum output voltage ( $\mathrm{V}_{\text {OUt(MAX) }}=60 \mathrm{~V}$ for 18 LEDs in series). The conduction loss (P $\mathrm{P}_{\text {Loss }}$ ) for a given MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ can be calculated in the following equation:

$$
\mathrm{P}_{\mathrm{LOSS}}=\mathrm{D} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \cdot\left(\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}{ }^{2}+\frac{\Delta \mathrm{I}_{\mathrm{L}}{ }^{2}}{12}\right)
$$

Where:
D is the duty cycle
$\mathrm{I}_{\mathrm{L}(\mathrm{AVG})}$ is average inductor current $\Delta I_{L}$ is the peak-to-peak inductor current.


Q1: Fairchild, FDD86102, N-Channel, 8A, $\mathrm{V}_{\mathrm{DS}}=100 \mathrm{~V}, \mathrm{D}-\mathrm{PAK}$
L1: Cooper Bussmann, DR1050-4R7-R, 4.7 $\mu \mathrm{H}, 6.7 \mathrm{~A}, \mathrm{DCR}=11.9 \mathrm{~m} \Omega$
D1: Fairchild, Schottky Barrier Diode, SS38, 3A, 80V
C1, C5: Taiyo Yuden, GMK325BJ106KN-T, 10 FF, 35V, X5R, 1210; OR Murata GRM32ER71H106K, 10رF, 50V, X7R, 1210
C2, C6: $2.2 \mu \mathrm{~F}, 10 \mathrm{~V}, 0603$
C3, C7: Cap, 15nF, 10V, 0603
C4, C8: Murata, GRM32ER72A225KA35L, 2.2 $2 \mathrm{~F}, 100 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 1210$
Figure 7: Application Schematic For 60V/320mA Output, 288LEDs Using Master and Slave Configuration.

## Ordering Information

| Package | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2}$ |
| :---: | :---: | :---: |
| TQFN34-24 | D1XYY | AAT1409IMK-T1 |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/aboutus/quality.php.

## Package Information

## TQFN34-243




All dimensions in millimeters.

1. $X Y Y=$ assembly and date code.
2. Sample stock is generally held on part numbers listed in BOLD.
 process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

## Advanced Analogic Technologies, Inc.

© Advanced Analogic Technologies, Inc.




 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:    1. The maximum number of LEDs in each string is dependent upon the maximum $V_{F}$ of the diodes in that string. Under no event should the voltage at LX be exceeded.
[^1]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    2. Based on long-term current density limitation.
    3. Mounted on an FR4 board.
    4. Derate $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

[^2]:    
    tion with statistical process controls.
    2. Output voltage must result in a voltage lower than the LX maximum rating under all operating conditions.

