NB7L1008M

2.5V / 3.3V 1:8 CML Fanout

Multi-Level Inputs w/ Internal Termination

Description

The NB7L1008M is a high performance differential 1:8 Clock/Data fanout buffer. The NB7L1008M produces eight identical output copies of Clock or Data operating up to 6 GHz or 10.7 Gb/s, respectively. As such, the NB7L1008M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT pin. This feature allows the NB7L1008M to accept various logic standards, such as LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels. The V_{REFAC} reference output can be used to rebias capacitor—coupled differential or single—ended input signals. The 1:8 fanout design was optimized for low output skew applications. The NB7L1008M is a member of the GigaComm $^{\text{TM}}$ family of high performance clock products.

Features

- Input Data Rate > 12 Gb/s Typical
- Data Dependent Jitter < 20 ps
- Maximum Input Clock Frequency > 8 GHz Typical
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:8 CML Outputs, < 25 ps max
- Multi-Level Inputs, accepts LVPECL, CML, LVDS
- 160 ps Typical Propagation Delay
- 45 ps Typical Rise and Fall Times
- www.Dates Differential CML Outputs, 400 mV Peak-to-Peak, Typical
 - Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.6 V, GND = 0 V
 - Internal Input Termination Resistors, 50 Ω
 - V_{REFAC} Reference Output
 - QFN-32 Package, 5 mm x 5 mm
 - -40°C to +85°C Ambient Operating Temperature
 - These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com



QFN32 MN SUFFIX CASE 488AM MARKING ₃₂DIAGRAM


NB7L 1008M AWLYYWW=

A = Assembly Location

WL = Wafer Lot
YY = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

SIMPLIFIED LOGIC DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.




Figure 1. 32-Lead QFN Pinout (Top View)

Table 1. PIN DESCRIPTION

	Pin	Name	I/O	Description	
	3, 6	IN, ĪN	LVPECL, CML, LVDS Input	Non-inverted / Inverted Differential Clock/Data Input. Note 1	
	4	VT		Internal 50 Ω Termination Pin for IN and $\overline{\text{IN}}$	
	2, 7 17,24	GND		Negative Supply Voltage, Note 2	
	1, 8, 9, 16, 18, 23, 25, 32	V _{CC}		Positive Supply Voltage, Note 2	
www.Dai	31, 30, 29, 28, 27, 26, 22, 21, 20, 19, 15, 14, 31, 12, 11, 10	$\begin{array}{c} Q0, \overline{Q0}, Q1, \\ \overline{Q1}, Q2, \overline{Q2}, \\ Q3, \overline{Q3}, Q4, \\ \overline{Q4}, Q5, \overline{Q5}, \\ Q6, \overline{Q6}, Q7, \overline{Q7} \end{array}$	CML	Non-inverted / Inverted Differential Output. Note 1	
	5	VREFAC		Output Voltage Reference for Capacitor-Coupled Inputs, only	
	-	EP	-	The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and is recommended to be electrically connected to GND on the PC board.	

In the differential configuration when the input termination pin (V_T) is connected to a common termination voltage or left open, and if no signal
is applied on IN/IN, then the device will be susceptible to self-oscillation. Qn/Qn outputs have internal 50 Ω source termination resistors.

2. All V_{CC} and GND pins must be externally connected to the same power supply voltage to guarantee proper device operation.

Table 2. ATTRIBUTES

Characte	Value				
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V			
Moisture Sensitivity (Note 3) Indef	Level 1				
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	263				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

^{3.} For additional information, refer to Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		4.0	V
V _{IN}	Input Voltage	GND = 0 V		–0.5 to V _{CC}	V
V _{INPP}	Differential Input Voltage IN − IN			1.89	V
I _{IN}	Input Current Through R $_{\rm T}$ (50 Ω Resistor)			±40	mA
l _{out}	Output Current	Continuous Surge		34 40	mA
I _{VFREFAC}	V _{REFAC} Sink/Source Current			±1.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-32	12	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad. www.DataSheet4U.com

Table 4. DC CHARACTERISTICS – CML OUTPUT V_{CC} = 2.375 V to 3.6 V; GND = 0V TA = -40°C to 85°C (Note 6)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY			•	
V _{CC}	Power Supply Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \\ \end{array} $	3.0 2.375	3.3 2.5	3.6 2.625	V
POWER S	SUPPLY CURRENT				
I _{CC}	Power Supply Current, Inputs and Outputs Open		265	315	mA
CML OUT	FPUTS (Note 5, Figures 10 and 11)				
V _{OH}	Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3V \\ V_{CC} = 2.5V \end{array} $	V _{CC} – 30 3270 2470	V _{CC} – 10 3290 2490	V _{CC} 3300 2500	mV
V _{OL}	Output LOW Voltage $ \begin{array}{c} V_{CC} = 3.3V \\ V_{CC} = 2.5V \end{array} $	V _{CC} – 600 2700 1900	V _{CC} – 400 2900 2100	V _{CC} – 350 2950 2150	mV
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Notes 7 and 8) (Figure	res 6 and 8)			
V _{IH}	Single-Ended Input HIGH Voltage	V _{th} + 100		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	GND		V _{th} – 100	mV
V _{th}	Input Threshold Reference Voltage Range	1100		V _{CC} – 100	mV
V_{ISE}	Single-Ended Input Voltage $(V_{IH} - V_{IL})$	200		1200	mV
V_{REFAC}					
V _{REFAC}	Output Reference Voltage @ 100 μ A for Capacitor – Coupled Inputs, Only $\begin{array}{c} V_{CC}=3.3 \ V\\ V_{CC}=2.5 \ V \end{array}$	V _{CC} – 1375 V _{CC} – 1325	V _{CC} - 1200 V _{CC} - 1200	V _{CC} - 1100 V _{CC} - 1075	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (IN, IN) (Note 9) (Fig	gures 4 and 7)			
V_{IHD}	Differential Input HIGH Voltage	1100		V _{CC}	mV
V_{ILD}	Differential Input LOW Voltage	GND		V _{IHD} – 100	mV
V_{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	100		1200	mV
I _{IH}	Input HIGH Current	-150	40	+150	μΑ
I _{IL}	Input LOW Current	-150	5	+150	μΑ
TERMINA	ATION RESISTORS				
a Binn et4U	୍ରାମ୍ୟernal Input Termination Resistor	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. CML outputs loaded with 50 Ω to VCC for proper operation.
- 6. Input and output parameters vary 1:1 with V_{CC}.
- V_{th}, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
 V_{th} is applied to the complementary input when operating in single–ended mode.
 V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

Table 5. AC CHARACTERISTICS $V_{CC} = 2.375 \text{ V to } 3.6 \text{ V}$; GND = 0V TA = -40°C to 85°C (Note 10)

Symbol	Characteristic	Min	Тур	Max	Unit
f _{DATA}	Maximum Operating Input Data Rate	10	12		Gb/s
f _{INCLK}	Maximum Input Clock Frequency, V _{OUTPP} ≥ 200 mV	6	8		GHz
V _{OUTPP}	Output Voltage Amplitude (see Figures 2 and 5, Note 11) $f_{in} \leq 4 \text{ GHz} \\ f_{in} \leq 6 \text{ GHz}$	200 200	400 350		mV
V _{CMR}	Input Common Mode Range (Differential Configuration, Note 12, Figure 9)	1050		V _{CC} – 50	mV
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential, IN/IN to Qn/Qn	100	160	250	ps
t _{PLH} TC	Propagation Delay Temperature Coefficient -40°C to +85°C		35		fs/°C
t _{DC}	Output Clock Duty Cycle f _{in} ≤ 6 GHz	45	49/51	55	%
t _{SKEW}	Duty Cycle Skew (Note 13) Within Device Skew (Note 14) Device to Device Skew (Note 15)		0.15 7 25	1 25 70	ps
t _{JITTER}	Clock Jitter RMS, 1000 Cycles (Note 16) $f_{in} \le 6$ GHz Data Dependent Jitter (DDJ) (Note 17) ≤ 10 Gb/s		0.2 3	0.8 20	ps
V _{INPP}	Input Voltage Swing (Differential Configuration) (Note 18) (Figure 5)	100		1200	mV
t _r , t _f	Output Rise/Fall Times (20% - 80%) Qn, Qn	20	45	70	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 10. Measured using a 400 mV source, 50% duty cycle 1 GHz clock source. All outputs must be loaded with external 50 Ω to V_{CC}. Input edge rates 40 ps (20% 80%).
- 11. Output voltage swing is a single-ended measurement operating in differential mode.
- 12. V_{CMR} min varies 1:1 with GND, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.
- 13. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw} and T_{pw} @ 1 GHz.
- 14. Within device skew compares coincident edges.
- 15. Device to device skew is measured between outputs under identical transition
- 16. Additive CLOCK jitter with 50% duty cycle clock signal.
- 17. Additive Peak-to-Peak jitter with input NRZ data at PRBS23.
- 18. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 2. Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typical)





Figure 3. Input Structure






Figure 4. Differential Inputs Driven Differentially

Figure 5. AC Reference Measurement




Figure 6. Differential Input Driven Single-Ended





Figure 7. Differential Inputs Driven Differentially



www. Data Sheet 4U.com

Figure 8. V_{th} Diagram




Figure 9. V_{CMR} Diagram




Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8173/D)




Figure 11. Typical CML Output Structure and Termination

www.DataSheet4U.com

 V_{CC}


NB7L1008M

50 Ω

50 Ω

GND

ĪN





 $Z_0 = 50 \Omega$

 $V_T = Open$ $Z_O = 50 \Omega$




Figure 12. LVPECL Interface

Figure 14. Standard 50 Ω Load CML Interface

o GND




Figure 15. Capacitor–Coupled
Differential Interface
(V_T Connected to V_{REFAC})

 $^*V_{\mbox{\scriptsize REFAC}}$ bypassed to ground with a 0.01 $\mu\mbox{\scriptsize F}$ capacitor




Figure 16. Capacitor-Coupled Single-Ended Interface (V_T Connected to V_{REFAC})

GND

www.DataSheet4U.com


ORDERING INFORMATION

Device	Package	Shipping
NB7L1008MMNG	QFN32 (Pb-Free)	74 Units / Rail
NB7L1008MMNR4G	QFN32 (Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

www.DataSheet4U.com

PACKAGE DIMENSIONS




NOTES

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL

4.	COPLANARITY APPLIES TO THE EXPOSED
	PAD AS WELL AS THE TERMINALS.

	MILLIMETERS					
DIM	MIN NOM MAX					
Α	0.800	0.900	1.000			
A1	0.000	0.025	0.050			
A3	0.	200 REI				
b	0.180	0.250	0.300			
D	5.00 BSC					
D2	2.950	3.100	3.250			
E	5.00 BSC					
E2	2.950	3.100	3.250			
е	0.500 BSC					
K	0.200					
L	0.300	0.400	0.500			

SOLDERING FOOTPRINT*



С

32

С Α В

0.10

0.05

F2

BOTTOM VIEW

www.DataSheet4U.com

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative