

IRS21571D FULLY INTEGRATED BALLAST CONTROL IC

IC Features

- Programmable preheat time and frequency
- Programmable ignition ramp
- Protection from failure-to-strike
- Lamp filament sensing and protection
- Protection from operation below resonance -
- 0.2V CS threshold sync'd to falling edge on LO
- Protection from low-line condition
- Automatic restart for lamp exchange
- Thermal overload protection
- Programmable deadtime
- Integrated 600V level-shifting gate driver
- Integrated bootstrap MOSFET
- Integrated 15.6V zener clamp diode on VCC
- Low micro-power start-up
- Latch immunity and ESD on all pins

Typical Application

Fluorescent lamp ballast

Product Summary

Topology	Half-Bridge
V _{OFFSET}	600 V
I _{O+} & I _{O-} (typical)	180 mA & 260 mA
Oscillator Frequency	+/- 5%
Start-up current (typical)	150 µA

Package Options



Typical Connection Diagram








Table of Contents	Page
Typical Connection Diagram	1
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	6
Electrical Characteristics	7
Functional Block Diagram	9
Input/Output Pin Equivalent Circuit Diagrams	10
Lead Definitions	11
Lead Assignments	12
State Diagram	13
Application Information and Additional Details	14
Package Details	25
Part Marking Information	26
Ordering Information	27
Change History	28



Description

The IRS21571D is a fully integrated, fully protected 600V ballast control IC designed to drive virtually all types of rapid start fluorescent lamp ballasts. Externally programmable features such as preheat time and frequency, ignition ramp characteristics, and running mode operating frequency provide a high degree of flexibility for the ballast design engineer. Comprehensive thermal overload, or lamp failure during normal operation, as well as an automatic restart function, have been included in the design. The heart of this control IC is a variable frequency, 50% duty cycle oscillator with externally programmable deadtime. An integrated bootstrap MOSFET is also included to supply the high-side gate drive circuitry. The IRS21571D is available in 16 pin narrow body SOIC package.

www.irf.com © 2008 International Rectifier



Qualification Information[†]

Qualification Level		Industrial ^{††}				
		Comments: This family of ICs has passed JEDEC's				
		Industrial qualification. IR's Consumer qualification level is				
		granted by extension of	f the higher Industrial level.			
Majatura Canaitivitu I au	-1	SOIC16N	MSL2 ^{†††}			
Moisture Sensitivity Level		SOICTON	(per IPC/JEDEC J-STD-020)			
Maralita a Maralal		Class C				
ESD	Machine Model	(per JEDEC standard EIA/JESD22-A115)				
ESD	Human Bady Madal	Class 3A				
	Human Body Model		(per EIA/JEDEC standard JESD22-A114)			
IC Lately Un Toot		Class , Level A				
IC Latch-Up Test		(per JESD78)				
RoHS Compliant		Yes				

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

www.irf.com 4 © 2008 International Rectifier



Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V _B	High Side Floating Supply Voltage	-0.3	625	V
Vs	High Side Floating Supply Offset Voltage	V _B - 25	V _B + 0.3	V
V _{HO}	High-Side Floating Output Voltage	Vs - 0.3	V _B + 0.3	V
V _{LO}	Low-Side Output Voltage	-0.3	V _{CC} + 0.3	V
I _{OMAX}	Maximum Allowable Output Current (Either Output) Due to External Power Transistor Miller Effect	-500	500	mA
I _{RT}	RT Pin Current	-5	5	mA
V_{CT}	CT Pin Voltage	-0.3	5.5	V
V_{DC}	VDC Pin Voltage	-0.3	$V_{cc} + 0.3$	V
I _{CPH}	CPH Pin Current	-5	5	mA
I _{RPH}	RPH Pin Current	-5	5	mA
I _{RUN}	RUN Pin Current	-5	5	mA
I _{DT}	Deadtime Pin Current	-5	5	mA
V _{CS}	Current Sense Pin Voltage	-0.3	5.5	V
Ics	Current Sense Pin Current	-5	5	mA
loc	Over-Current Threshold Pin Current	-5	5	mA
I _{SD}	Shutdown Pin Current	-5	5	mA
Icc	Supply Current [†]	-20	20	mA
dV/dt	Allowable Offset Voltage Slew Rate	-50	50	V/ns
P_D	Package Power Dissipation @ T _A ≤ +25°C (16-Pin DIP)		1.60	W
P _D	Package Power Dissipation @ T _A ≤ +25°C (16-Pin SOIC)		1.25	W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (16-Pin DIP)		75	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (16-Pin SOIC)		100	°C/W
TJ	Junction Temperature	-55	150	
Ts	Storage Temperature	-55	150	°C
T _L	Lead Temperature (Soldering, 10 seconds)		300	

[†] This IC contains a zener clamp structure between the chip V_{CC} and COM which has a nominal breakdown voltage of 15.6V. Please note that this supply pin should not be driven by a DC, low impedance power source greater than the V_{CLAMP} specified in the Electrical Characteristics section.

www.irf.com © 2008 International Rectifier



Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units
V_{BS}	High Side Floating Supply Voltage	V _{BSUV+}	V _{CLAMP}	V
Vs	Steady State High Side Floating Supply Offset Voltage	-3.0	600	V
V_{CC}	Supply Voltage	V _{CCUV+}	V _{CLAMP}	V
Icc	Supply Current	Ť	10	mA
V_{DC}	VDC Pin Voltage	0	Vcc	V
Ст	CT Pin Capacitance	220		pF
R _{DT}	Deadtime Resistance	1.0		kΩ
Roc	Over-Current (CS+) Threshold Programming Resistance		50	kΩ
I _{RT}	R _T Pin Current ^{††}	-500	-50	μA
I _{RPH}	R _{PH} Pin Current ^{††}	0	450	μA
I_{RUN}	RUN Pin Current ^{††}	0	450	μA
I _{SD}	Shutdown Pin Current	-1	1	mA
Ics	Current Sense Pin Current	-1	1	mA
TJ	Junction Temperature	-40	125	°С

[†] Enough current should be supplied into the VCC pin to keep the internal 15.6V zener clamp diode on this pin regulating its voltage.

Due to the fact that the RT input is a voltage-controlled current source, the total RT pin current is sum of all of the parallel current sources connected to that pin. For optimum oscillator current mirror performance, this total current should be kept between 50μA and 500μA. During the preheat mode, the total current flowing out of the RT pin consists of the RPH pin current plus the current due to the RT resistor. During the run mode, the total RT pin current consists of the RUN pin current plus the the current due to the RT resistor.



Electrical Characteristics

 $V_{CC}=V_{BS}=V_{BIAS}=14V~+/-~0.25V,~R_{T}=16.9k_{\Omega},~C_{T}=470~pF,~R_{PH}~and~RUN~pins~no~connection,~V_{CPH}=0V,~R_{DT}=6.1~k_{\Omega},~R_{OC}=20.0~k_{\Omega},~V_{CS}=0.5~V,~V_{SD}=0~V,~C_{L}=1000pF~and~T_{A}=25~^{\circ}C~unless~otherwise~specified.$

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
Supply (Characteristics					
V _{CCUV} +	V _{CC} Supply Undervoltage Positive Going Threshold	11.5	12.5	13.5	V	V _{CC} rising from 0V
Vuvhys	V _{CC} Supply Undervoltage Lockout Hysteresis		2.0		V	
I _{QCCUV}	UVLO Mode Quiescent Current		150	300		$V_{CC} = V_{CCUV+} - 100 \text{mV}$
IQCCFLT	Fault-Mode Quiescent Current		400	600	μA	SD = 5V, $CS = 2V$, o Tj > T _{SD}
I _{QCC}	Quiescent VCC Supply Current		2	4.3	mA	CT connected to COM
I _{QCC40k}	VCC Supply Current, f = 40kHz	4.0	5.5	7.0	11111	
V _{CLAMP}	V _{CC} Zener Clamp Voltage		15.6		V	I _{CC} = 5mA
Floating	Supply Characteristics					
I _{QBS0}	Quiescent V _{BS} Supply Current		50	100		V _{HO} = V _S
I _{QBS1}	Quiescent V _{BS} Supply Current		72	140	uA	$V_{HO} = V_{B}$
V _{BSUV+}	V _{BS} Supply Undervoltage Positive Going Threshold		9.0		.,	V _{BS} rising from 0V
V _{BSUV} -	V _{BS} Supply Undervoltage Negative Going Threshold		8.0		V	V _{BS} falling from 14V
I _{LK}	Offset Supply Leakage Current			50	μΑ	$V_{B} = V_{S} = 600V$
Oscillate	or I/O Characteristics					
fosc	Oscillator Frequency	43.7	46	48.3	kHz	
d	Oscillator Duty Cycle		50		%	
V _{CT+}	Upper C _T Ramp Voltage Threshold		4.0		.,	
V _{CT-}	Lower C _T Ramp Voltage Threshold		2.0		V	
V _{CTFLT}	Fault-Mode C _T Pin Voltage		0		mV	SD = 5V, CS = 2V, O Tj > T _{SD}
V _{RT}	RT Pin Voltage		2.0		V	
V_{RTFLT}	Fault-Mode R _T Pin Voltage		0		mV	$SD = 5V$, $CS = 2V$, of $Tj > T_{SD}$
tdlo	LO Output Deadtime		2.3		µsec	
tdho	HO Output Deadtime		2.3		µsec	
Preheat	Characteristics	<u> </u>	1			ı
I _{CPH}	CPH Pin Charging Current			0.98	μA	VCPH = 0V
V _{CPHIGN}	CPH Pin Ignition Mode Threshold Voltage	3.7	4.0	4.3		
V_{CPHRUN}	CPH Pin Run Mode Threshold Voltage	4.6	5.0	5.4	V	
V _{CPHFLT}	Fault-Mode CPH Pin Voltage		0		mV	$SD = 5V$, $CS = 2V$, of $Tj > T_{SD}$




Electrical Characteristics

 $V_{CC}=V_{BS}=V_{BIAS}=14V~\text{+/-}~0.25V,~R_{T}\text{=}16.9k\Omega,~C_{T}=470~\text{pF},~R_{PH}~\text{and}~RUN~\text{pins no connection},~V_{CPH}=0V,~R_{DT}=6.1~\text{k}\Omega,~R_{OC}=20.0~\text{k}\Omega,~V_{CS}=0.5~\text{V},~V_{SD}=0~\text{V},~C_{L}=1000\text{pF}~\text{and}~T_{A}=25~\text{°C}~\text{unless otherwise specified}.$

Symbol	Definition		Тур	Max	Units	Test Conditions		
RPH Cha	RPH Characteristics							
I _{RPHLK}	Open Circuit RPH Pin Leakage Current			0.1	μΑ	$V_{RPH} = 5V, V_{PH} = 6V$		
V _{RPHFLT}	Fault-Mode RPH Pin Voltage			50	mV	$SD = 5V$, $CS = 2V$, or $Tj > T_{SD}$		
RUN Cha	racteristics		•	•				
I _{RUNLK}	Open Circuit RUN Pin Leakage Current			0.1	μA	V _{RUN} = 5V		
V _{RUNFLT}	Fault-Mode RUN Pin Voltage		0		mV	$SD = 5V$, $CS = 2V$, or $Tj > T_{SD}$		
Protectio	n Circuitry Characteristics							
V_{SD+}	Rising Shutdown Pin Threshold Voltage	2.0	2.2	2.4	V			
V _{SDHYS}	Shutdown Pin Threshold Hysteresis		395	520	mV			
V _{CS+}	Over-Current Sense Threshold Voltage		1.1	1.21	V			
V_{CS-}	Under-Current Sense Threshold Voltage	0.15	0.2	0.26	V			
t _{cs}	Over-Current Sense Propagation Delay		250	400	nsec	Delay from CS to LO		
V_{DC+}	Low V _{BUS} /Rectified Line Input Upper Threshold	5.0	5.2	5.6	V			
V_{DC}	Low V _{BUS} /Rectified Line Input Lower Threshold	2.8	3.1	3.4	V			
T _{SD}	Thermal Shutdown Junction Temperature		160		°C	T		
Gate Driv	er Output Characteristics							
V_{OL}	Low-Level Output Voltage		0	100	\/	$I_0 = 0$		
V _{OH}	High-Level Output Voltage		0	100	mV	V_{BIAS} - V_{O} , $I_{O} = 0$		
t _r	Turn-On Rise Time		120	220	2000			
t _f	Turn-Off Fall Time		50	220	nsec			
I _{O+}	Output source current		180		mA			
I _{O-}	Output sink current		260		111/			


[†] When the IC senses an overtemperature condition ($T_j > 175^{\circ}$ C), the IC is latched off. In order to reset this Fault Latch, the SD pin must be cycled high and then low, or the V_{CC} supply to the IC must be cycled below the falling undervoltage lockout threshold (V_{CCUV} -).







Input/Output Pin Equivalent Circuit Diagrams






Lead Definitions

Symbol	Description
VDC	DC Bus Sensing Input
CPH	Preheat Timing Capacitor
RPH	Preheat Frequency Resistor & Ignition Capacitor
RT	Oscillator Timing Resistor
RUN	Run Frequency Resistor
СТ	Oscillator Timing Capacitor
DT	Deadtime Programming
ОС	Over-current (CS+) Threshold Programming
SD	Shutdown Input
CS	Current Sensing Input
LO	Low-Side Gate Driver Output
СОМ	IC Power & Signal Ground
VCC	Logic & Low-side Gate Driver Floating Supply
VB	High-Side Gate Driver Floating Supply
VS	High Voltage Floating Return
НО	High-Side Gate Driver Outpur




Lead Assignments





State Diagram





Application Information and Additional Details

Supply Bypassing and PCB Layout Rules

Component selection and placement on the pc board is extremely important when using power control ICs. V_{CC} should be bypassed to COM as close to the IC terminals as possible with a low ESR/ESL capacitor, as shown in Figure 1 below.




Figure 1: Supply bypassing PCB layout example

A rule of thumb for the value of this bypass capacitor is to keep its minimum value at least 2500 times the value of the total input capacitance (Ciss) of the power transistors being driven. This decoupling capacitor can be split between a higher valued electrolytic type and a lower valued ceramic type connected in parallel, although a good quality electrolytic (e.g., $10\mu F$) placed immediately adjacent to the VCC and COM terminals will work well.

In a typical application circuit, the supply voltage to the IC is normally derived by means of a high value startup resistor (1/4W) from the rectified line voltage, in combination with a charge pump from the output of the half-bridge. With this type of supply arrangement, the internal 15.6V zener clamp diode from VCC to COM will determine the steady state IC supply voltage.

Connecting the IC Ground (COM) to the Power Ground

Both the low power control circuitry and low side gate driver output stage grounds return to this pin within the IC. The COM pin should be connected to the bottom terminal of the current sense resistor in the source of the low side power MOSFET using an individual pc board trace, as shown in Figure 2. In addition, the ground return path of the timing components and $V_{\rm CC}$ decoupling capacitor should be connected directly to the IC COM pin, and not via separate traces or jumpers to other ground traces on the board.





Figure 2: COM pin connection PCB layout example



These connection techniques prevent high current ground loops from interfering with sensitive timing component operation, and allows the entire control circuit to reject common-mode noise due to output switching.

The Control Sequence and Timing Component Selection

The IRS21571D uses the following control sequence (Figure 3) to drive rapid start fluorescent lamps.




The control sequence used in the IRS21571D allows the **Run Mode** operating frequency of the ballast to be higher than the ignition frequency (i.e., $f_{start} > f_{ph} > f_{run} > f_{ign}$). This control sequence is recommended for lamp types where the ignition frequency is too close to the run frequency to ensure proper lamp striking for all production resonant LC component tolerances (please note that it is possible to use the IRS21571D in systems where $f_{start} > f_{ph} > f_{ign} > f_{run}$, simply by leaving the RUN pin open).


Six pins in the IC are used to control the **Startup**, **Preheat**, **Ignition Ramp**, and **Run** modes of operation, and to allow ballast and lamp engineers the flexibility to optimize their designs for virtually any lamp type.

The heart of this controller is an oscillator which resembles those found in many popular PWM voltage regulator ICs. In its simplest form, this oscillator consists of a timing resistor and capacitor connected to ground. The voltage across the timing capacitor C_T is a sawtooth, where the rising portion of the ramp is determined by the current in the R_T pin, and the falling portion of the ramp is determined by an external deadtime resistor R_{DT} . The oscillograph in Figure 4 illustrates the relationship between the oscillator capacitor waveform and the gate driver outputs.






The deadtime can be programmed by means of the external R_{DT} resistor, given a certain range of C_T capacitor values, using the graph shown in Figure 5.



The R_T input is a voltage-controlled current source, where the voltage is regulated to be approximately 2.0V. In order to maintain proper linearity between the R_T pin current and the C_T capacitor charging current, the value of the R_T pin current should be kept between $50\mu A$ and $500\mu A$. The R_T pin can also be used as a feedback point for closed loop control.




During the **Startup Mode**, the operating frequency is determined by the parallel combination of R_{PH} and R_T , combined with the values of C_T and R_{DT} , and the voltage at the R_T pin, as shown in Figure 6. The voltage at the R_T pin starts at an initial value above 2V, causing the initial start frequency to be higher than the preheat frequency. This frequency is high enough to ensure that the instantaneous voltage across the lamp during the first few cycles of operation does not exceed the strike potential of the lamp. As the voltage at the R_T pin decreases to the final value of 2V, the output frequency ramps down to the preheat frequency.



During the **Preheat Mode**, the operating frequency is determined by the parallel combination of R_{PH} and R_{T} , combined with the value of C_{T} and R_{DT} . This frequency, along with the **Preheat Time**, is normally chosen to ensure that adequate heating of the lamp filaments occurs. Typically, a 4.5:1 ratio of the hot filament-to-cold filament resistance is desired for maximum lamp life, as shown in Figure 7 below

www.irf.com 17 © 2008 International Rectifier



The **Preheat Time** is programmed by means of the preheat capacitor, C_{PH} , an internal 1μ A current source, and an internal threshold on the CPH pin of 4.0V, according to the following formula:

$$t_{PH} = 4E6 \cdot C_{PH}$$
, or


$$C_{PH} = 250E - 9 \cdot t_{PH}$$

At the end of the **Preheat Time**, the internal, open-drain transistor holding the RPH pin to ground turns off, and the voltage on this pin charges exponentially up to the R_T pin potential. During this **Ignition Ramp Mode**, the output frequency exponentially decays to a minimum value. The rate of decay of this frequency is a function of the $R_{PH} * C_{RAMP}$ time constant. Because the **Ignition Ramp Mode** ends when the voltage on the CPH pin reaches 5.15V, the **Ignition Ramp Mode** is always 1/4th as long as the preheat time.

When the CPH pin reaches 5.15V, an open-drain transistor on the RUN pin turns on, and the external R_{RUN} resistor is then in parallel with the R_T resistor. The **Run Mode** operating frequency is therefore a function of the parallel combination of R_{RUN} and R_T , and this means that the operating power of the lamp can be programmed by means of R_{RUN} .


The following graphs, Figures 8 and 9, illustrate the relationship between the effective R_T resistance (i.e., the parallel combination of resistors which programs the C_T capacitor charging current) and the operating frequency.





Lamp Protection & Automatic Restart Circuitry Operation

Four pins on the IRS21571D are used for protection, as shown in Figure 10 below. These are VDC (dc bus monitor), SD (unlatched shutdown), CS (latched shutdown) and OC (CS+ threshold programming).






Sensing The DC Bus Voltage

The first of these protection pins senses the voltage on the DC bus by means of an external resistor divider and an internal comparator with hysterisis.

When power is first supplied to the IC at system startup, 3 conditions are required before oscillation is initiated: 1.) the voltage on the VCC pin must exceed the rising undervoltage lockout threshold (12.5V), 2.) the voltage at the VDC pin must exceed 5.1V, and 3.) the voltage on the SD pin must be below approximately 1.85V. If a low dc bus condition occurs during normal operation, or if power to the ballast is shut off, the dc bus will collapse prior to the VCC of the chip (assuming the VCC is derived from a charge pump off of the output of the half-bridge). In this case, the voltage on the VDC pin will shut the oscillator off, thereby protecting the power transistors from potentially hazardous hard switching. Approximately 2V of hysterisis has been designed into the internal comparator sensing the VDC pin, in order to account for variations in the dc bus voltage under varying load conditions. When the dc bus recovers, the chip restarts from the beginning of the control sequence, as shown in timing diagram Figure 11 below.




Lamp Presence Detection and Automatic Restart


The second protection pin, SD, is used for both unlatched shutdown and automatic restart functions. The SD pin would normally be connected to an external circuit which senses the presence of the lamp (or lamps). A example circuit for a single lamp is shown in Figure 12.

www.irf.com 20 © 2008 International Rectifier





When the SD pin exceeds 2.0V (approximately 150mV of hysterisis is included to increase noise immunity), signaling either a lamp fault or lamp removal, the oscillator is disabled, both gate driver outputs are pulled low, and the chip is put into the micropower mode. Since a lamp fault would normally lead to a lamp exchange, when a new lamp is inserted into the fixture, the SD pin would be pulled back to near the ground potential. Under these conditions a reset signal would restart the chip from the beginning of the control sequence, as shown in the timing diagram in Figure 13.




Thus, for a lamp removal and replacement, the ballast automatically restarts the lamp in the proper manner, maximizing lamp life and minimizing stress on the power MOSFETs or IGBTs.



Half-Bridge Current Sensing and Protection

The third pin used for protection is the CS pin, which is normally connected to a resistor in the source of the lower power MOSFET, as shown in Figure 14.

The CS pin is used to sense fault conditions such as failure of a lamp to strike, over-current during normal operation, hard switching, no load, and operation below resonance. If any one of these conditions is sensed, the fault latch is set, the oscillator is disabled, the gate driver outputs go low, and the chip is put into the micropower mode. The CS pin performs its sensing functions on a cycle-by-cycle basis in order to maximize ballast reliability.



For the over-current, failure-to-strike, and hard switching fault conditions, an externally programmable, positive-going CS+ threshold is enabled at the end of the preheat time. The level of this positive-going threshold is determined by the value of the resistor Roc. The value of the resistor Roc is determined by the following formula:


$$R_{\text{OC}} = \frac{V_{\text{CS+}}}{50E - 6}, \quad \text{or}$$


$$V_{CS+} = 50E - 6 \cdot R_{OC}$$

For the under-current and under-resonance conditions, there is a negative-going CS- threshold of 0.2V which is enabled at the onset of the run mode. The sensing of this CS- threshold is synchronized with the falling edge of the LO output.


Figures 15, 16 and 17 are oscillographs of fault conditions. Figure 15 shows a failure of the lamp to strike, Figure 16 shows a hard switching condition and Figure 17 shows an under-current condition.













Recovery from such a fault condition is accomplished by cycling either SD pin or the VCC pin. When a lamp is removed, the SD pin goes high, the fault latch is reset, and the chip is held off in an unlatched state. Lamp replacement causes the SD pin to go low again, reinitiating the startup sequence. The fault latch can also be reset by the undervoltage lockout signal, if VCC falls below the lower undervoltage threshold.






Package Details: SO16N






Package Details: SOIC16N, Tape and Reel



CARRIER TAPE DIMENSION FOR 16SOICN

	Metric		Imperial		
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	15.70	16.30	0.618	0.641	
D	7.40	7.60	0.291	0.299	
E	6.40	6.60	0.252	0.260	
F	10.20	10.40	0.402	0.409	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	




REEL DIMENSIONS FOR 16SOICN

	Metric		Imp	erial	
Code	Min	Max	Min	Max	
Α	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	22.40	n/a	0.881	
G	18.50	21.10	0.728	0.830	
Н	16.40	18.40	0.645	0.724	



Part Marking Information





Ordering Information

Basa Bart Namahar	De also se Tema	Standard F	Pack	Commission Boot Number
Base Part Number	Package Type	Form		Complete Part Number
ID004574D	SOIC16N	Tube/Bulk	48	IRS21571DSPBF
IRS21571D	SOIC16N	Tape and Reel	2500	IRS21571DSTRPBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

WORLD HEADQUARTERS:

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105