# Technology

# ACE93C46 Three-wire Serial EEPROM

### **Description**

The ACE93C46 provides 1024 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64 words of 16 bits each, when the ORG pin is connected to VCC and 128 words of 8 bits each when it is tied to ground. The ACE93C46 is available in space-saving 8-lead PDIP, 8-lead TSSOP and 8-lead JEDEC SOIC packages. The ACE93C46 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.


#### **Features**

- Low-voltage operation − 1.8 (VCC=1.8 to 5.5V)
- Three-wire serial Interface
- 2MHz clock rate(5V) compatibility
- Self-timed write cycle (5 ms max)
- High-reliability Endurance: 1 Million write cycles

Data retention: 100 Years

8-lead PDIP, SOP-8, TSSOP-8 Packages


## **Packaging Type**



**Pin Configurations** 

Pin Name	Function		
CS	Chip select		
SK	Serial Data Clock		
DI	Serial Data Input		
DO	Serial Data Output		
GND	Ground		
Vcc	Power Supply		
ORG	Internal Organization		
DC	Don't Connect		

### **Block Diagram**



Note: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected.

#### **Absolute Maximum Ratings**


DC Supply Voltage	-0.3 to 6.5V
Input / Output Voltage	GND -0.3 to Vcc 0.3V
Operating Ambient Temperature	-40 to 85℃
Storage Temperature	-65 to 150℃

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.



## **Ordering information**

Selection Guide



### Pin Capacitance

Applicable over recommended operating range from  $T_A=25^{\circ}C$ , f=1.0MHz,VCC=+1.8V (unless otherwise noted)

Test Conditions	Symbol	Max	Unit	Conditions
Output Capacitance (DO)	COUT	5	pF	VOUT=0V
Input Capacitance (CS, SK, DI)	CIN	5	pF	VIN=0V

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V, (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage		1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage		2.7		5.5	V
V <sub>CC3</sub>	Supply Voltage		4.5		5.5	V
		$V_{CC} = 5.0V$ ,				
I <sub>CC1</sub>	Supply Current	Read at 1.0MHz		0.2	2.0	mA
		Write at 1.0MHz		0.9	3.0	
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 1.8V, CS=0V			1.0	μΑ
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.7V, CS=0V			1.0	μΑ
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 5.0V, CS=0V			1.0	μΑ
I <sub>LI(1)</sub>	Input Leakage	$V_{IN} = 0$ to $V_{CC}$		0.1	1.0	μΑ
I <sub>LI(2)</sub>	Input Leakage	$V_{IN} = 0$ to $V_{CC}$		2.0	3.0	μΑ
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0$ to $V_{CC}$		0.1	1.0	μΑ
V <sub>IL1(3)</sub>	Input Low Voltage	2.7V≦Vcc≦5.5V	-0.3		0.8	V
V <sub>IH1(3)</sub>	Input High Voltage	2.7V≦Vcc≦5.5V	2.0		Vcc+0.3	V



Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>IL2(3)</sub>	Input Low Voltage	1.8V≦Vcc≦2.7V	-0.3		Vcc+0.3	V
V <sub>IH2(3)</sub>	Input High Voltage	1.8V≦Vcc≦2.7V	Vcc*0.7		Vcc+0.3	V
$V_{OL1}$	Output Low Voltage	2.7V≦Vcc≦5.5V				
V	Output High Voltage	IOL=2.1mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	IOH=-0.4mA	2.4			
$V_{OL2}$	Output Low Voltage	1.8V≦Vcc≦2.7V				
W	Output High Voltage	IOL=0.15mA			0.2	V
$V_{OH2}$	Output High Voltage	IOH=-100uA	Vcc-0.2			

Note: 1. DI.CS. SK input pin

2. ORG input pin

3. VIL min and VIH max are reference only and are not tested.

Applicable over recommended operating range from:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V, CL = 1TTL Gate and 100pF(unless otherwise noted).

Symbol	Parameter	Test	Condition	Min	Тур	Max	Units
			4.5≦Vcc≦5.5v			2	
fsx	SK Clock Frequency	2.7≦	Vcc≦5.5V	0		1	MHz
		1.8V≦	≨Vcc≦5.5V	0		0.25	
		4.5≦	Vcc≦5.5v	250			
tskh	SK High Time	2.7≦	Vcc≦5.5V	250			ns
		1.8V≦	≨Vcc≦5.5V	1000			
		4.5≦	Vcc≦5.5v	250			
tskl	tskl SK Low Time		2.7≦Vcc≦5.5V				ns
			1.8V≦Vcc≦5.5V				
		4.5≦	4.5≦Vcc≦5.5v				
tcs	Minimum CS Low Time	2.7≦	Vcc≦5.5V	250			ns
		1.8V≦	≨Vcc≦5.5V	1000			
		Dolotivo to	4.5≦Vcc≦5.5v	50			
tcss	CS Setup Time	CS Setup Time Relative to	2.7≦Vcc≦5.5V	50			ns
		SK	1.8V≦Vcc≦5.5V	200			
			4.5≦Vcc≦5.5v	100			
tdis	DI Setup Time	Relative to	2.7≦Vcc≦5.5V	100			ns
		SK	1.8V≦Vcc≦5.5V	400			
tcsh	CS Hold Time	Rela	tive to SK	0			ns



Symbol	Parameter	Test	Condition	Min	Тур	Max	Units
		Relative to	4.5≦Vcc≦5.5v	100			
tdih	DI Hold Time		2.7≦Vcc≦5.5V	100			ns
		SK	1.8V≦Vcc≦5.5V	400			
			4.5≦Vcc≦5.5v			250	
tpd1	Output Delay to "1"	AC Test	2.7≦Vcc≦5.5V			250	ns
			1.8V≦Vcc≦5.5V			1000	
			4.5≦Vcc≦5.5v			250	
tpd0	tpd0 Output Delay to "0"	AC Test	2.7≦Vcc≦5.5V			250	ns
			1.8V≦Vcc≦5.5V			1000	
			4.5≦Vcc≦5.5v			250	
tsv	CS to Status Valid	AC Test	2.7≦Vcc≦5.5V			250	ns
			1.8V≦Vcc≦5.5V			1000	
	CC to DO in High	A.C. To of	4.5≦Vcc≦5.5v			100	
tdf	CS to DO in High	AC Test	2.7≦Vcc≦5.5V			100	ns
	Impedance	CS=VIL	1.8V≦Vcc≦5.5V			400	
twp	Write Cycle Time			_	1.5	5	ms
Endurance <sup>(1)</sup>	5.0\/.25°C			11/1			Write
Endurance	5.0V, 25℃			1M			Cycle

Note: 1. This parameter is characterized and is not 100% tested.

### **Functional Description**

The ACE93C46 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic"1") followed by the appropriate op code and the desired memory address location.

#### Instruction Set for the ACE93C46

Inction	CD	OP	Addr	ess	D	ata	Commonto
Instruction	SB	Code	*8	*16	*8	*16	Comments
READ	1	10	A <sub>6</sub> -A <sub>0</sub>	A <sub>5</sub> -A <sub>0</sub>			Read data stored in memory, at specified address
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes
REASE	1	11	A <sub>6</sub> -A <sub>0</sub>	$A_5-A_0$			Erase memory location An-A0
WRITE	1	01	A <sub>6</sub> -A <sub>0</sub>	$A_5-A_0$	D <sub>7</sub> -D <sub>0</sub>	D <sub>15</sub> -D <sub>0</sub>	Writes memory location An-A0
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at VCC=4.5V to 5.5V
WRAL	1	00	01XXXXX	01XXXX	D <sub>7</sub> -D <sub>0</sub>	D <sub>15</sub> -D <sub>0</sub>	Writes all memory locations. Valid



						only at VCC=4.5V to 5.5V
EWDS	1	00	00XXXXX	00XXXX		Disables all programming
21120	•		00700000	0070001		instructions

Notes: The X's in the address field represent don't care values and must be clocked.

#### **READ (READ):**

The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

#### **ERASE/WRITE (EWEN):**

To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable(EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or VCC power is removed from the part.

#### **ERASE (ERASE):**

The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

#### WRITE (WRITE):

The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, tWP, starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the selftimed programming cycle, TWP.

#### **ERASE ALL (ERAL):**

The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). The ERAL instruction is valid only at VCC =  $5.0V \pm 10\%$ .


#### WRITE ALL (WRAL):

The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (TCS). The WRAL instruction is valid only at VCC =  $5.0V \pm 10\%$ .

### **ERASE/WRITE DISABLE (EWDS):**

To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

### **Timing Diagrams**



Note: This is the minimum SK period.

Figure 1: Synchronous Data Timing

**Organization Key for Timing Diagrams** 

1/0	ACE93C4	6 (1K)
I/O	*16	*8
AN	A5	A6
DN	D15	D7




Figure 2: Read Timing



# Technology

# ACE93C46 Three-wire Serial EEPROM




Figure 3: EWEN Timing




Figure 4: EWDS Timing




Figure 5: WRITE Timing




Figure 6: WRAL Timing (1)



# Technology

# ACE93C46 Three-wire Serial EEPROM





Figure 7: ERASE Timing




Note: Valid only at VCC=4.5V to 5.5V

Figure 8: ERAL Timing (1)




## **Packaging information**


### PDIP-8



### SOP-8



### **TSSOP-8**





#### Notes

ACE does not assume any responsibility for use as critical components in life support devices or systems without the express written approval of the president and general counsel of ACE Electronics Co., LTD. As sued herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and shoes failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ACE Technology Co., LTD. http://www.ace-ele.com/