93543 01002

4-BIT BY 2-BIT TWOS COMPLEMENT MULTIPLIER


DESCRIPTION — The '43 is a high speed twos complement multiplier. The device is a 4-bit by 2-bit building block that can be connected in an iterative array to perform multiplication of two binary numbers of variable lengths. The device can generate the twos complement product, without correction, of two binary numbers presented in twos complement notation.

- VERY HIGH SPEED MULTIPLICATION TWO 12-BIT NUMBERS IN 125 ns (TYP)
- PROVIDES TWOS COMPLEMENT PRODUCT WITHOUT CORRECTION
- EXPANDS TO ANY SIZE ARRAY WITHOUT ADDITIONAL COMPONENTS
- ACCEPTS ACTIVE HIGH OR ACTIVE LOW OPERANDS
- EASILY CORRECTABLE FOR UNSIGNED, SIGN-MAGNITUDE OR ONES COMPLEMENT MULTIPLICATION


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$		
Plastic DIP (P)	A	93S43PC		9N	
Ceramic DIP (D)	Α	93S43DC	93S43DM	6N	
Flatpak (F)	Α	93S43FC	93S43FM	4M	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	93S (U.L.) HIGH/LOW 1.0/1.0	
(-1, X3, X4	Multiplicand Inputs		
KO, X1, X2	Multiplicand Inputs	2.0/2.0	
Y 0	Multiplier Input	2.0/2.0	
y−1, y 1	Multiplier Inputs	1.0/1.0	
K₀ — k ₃	Constant Inputs	2.0/2.0	
Cn 5	Carry Input	1.0/1.0	
5	Polarity Control Input (Active LOW for HIGH Operands)	3.0/3.0	
S ₀ — S ₅	Product Outputs	25/12.5	
On + 4	Carry Output	25/12.5	

FUNCTIONAL DESCRIPTION — The '43 is a super fast hardware multiplier employing Schottky technology and twos complement arithmetic. It multiplies a multiplicand of four bits by a multiplier of two bits and forms a basic iterative logic cell. It can also multiply in active HIGH (positive logic) or active LOW (negative logic) representations by reinterpreting the active levels of the inputs, outputs and the Polarity Control (\overline{P}). The binary number with 1 as the most significant bit is treated as a negative number represented in twos complement form. These '43 iterative logic cells can be connected to implement multiplication of an X-bit number by a Y-bit number. This application requires $X \bullet Y \div 4 \bullet 2$ packages and the resulting product has X + Y bits. At the beginning of the array, a constant can be presented at the K inputs that will be added to the least significant part of the product. The packages can be connected in parallel, triangular or split-array scheme depending on the speed requirement. The '41 ALU can be used with these multipliers in the split-array scheme to obtain high speed multiplication.

TABLE I SWITCHING TEST CONDITIONS

INPUT	OUTPUTS	INPUTS AT 0 V (Remaining Inputs at 4.5 V)
Cn	Cn + 4, S0 — S3, S4, S5	P, y-1, y1, All x
k0 k1 k2 k3 k3	Cn + 4, S0 — S3, S4, S5 Cn + 4, S1 — S3, S4, S5 Cn + 4, S2, S3, S4, S5 S3 S4, S5	P, y-1, y1, All x P, y-1, y1, All x, Cn
X-1 X0 X1 X2 X3, X4 X3, X4 X3, X4	Cn + 4, S0 — S3, S4, S5 Cn + 4, S0 — S3, S4, S5 Cn + 4, S1 — S3, S4, S5 Cn + 4, S2, S3, S4, S5 S3 S4, S5 S4, S5	戸, y1, All k 戸, y-1, y1, All k, Cn 戸, y-1, All k, Cn
У-1 У0 У1	Cn + 4, S0 — S3, S4, S5 Cn + 4, S0 — S3, S4, S5 Cn + 4, S0 — S3, S4, S5	P, x1, x2, x3, x4, All k P, x1, x2, x3, x4, All k x0, x1, x2, x3, x4, All k

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93\$		UNITS	CONDITIONS
		Min	Max		CONDITIONS
Icc	Power Supply Current		149	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	1	ĝ	93S C _L = 15 pF		CONDITIONS
	PARAMETER	C _L =			
		Min	Max	1	
tPLH tPHL	Propagation Delay C _n to C _{n + 4}		9.0 9.0	ns	Figs. 3-1, 3-5
tplH tpHL	Propagation Delay C _n to S ₀ — S ₃		13 11	ns	Figs. 3-1, 3-4
tplH tpHL	Propagation Delay C _n to S ₄ , S ₅		16 15	ns	Figs. 3-1, 3'4
tplH tpHL	Propagation Delay k _n to C _n + 4		12 13	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay k_n to $S_0 - S_3$		14 12	ns	Figs. 3-1, 3-5
tplH tpHL	Propagation Delay k _n to S ₄ , S ₅		19 17	ns	Figs. 3-1, 3-4
tpLH tpHL	Propagation Delay x _n to C _n + 4		15 24	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay x _n to S ₀ — S ₃		25 25	ns	Figs. 3-1, 3-4
tpLH tpHL	Propagation Delay x _n to S ₄ , S ₅		30 21	ns	Figs. 3-1, 3-4
tpLH tpHL	Propagation Delay y _n to C _{n+4}		25 27	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay y _n to S ₀ — S ₃		28 27	ns	Figs. 3-1, 3-4
tplh tphl	Propagation Delay y _n to S ₄ , S ₅		32 30	ns	Figs. 3-1, 3-4