Dual Supply Octal Translating Transceiver

with 3-State Outputs

The 74LVX4245 is a 24-pin dual-supply, octal translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment such as laptop computers using a 3.3V CPU and 5V LCD display. The A port interfaces with the 5V bus; the B port interfaces with the 3V bus.

The Transmit/Receive (T/\overline{R}) input determines the direction of data flow. Transmit (active–High) enables data from the A port to the B port. Receive (active–Low) enables data from the B port to the A port. The Output Enable (\overline{OE}) input, when High, disables both A and B ports by placing them in 3–State.

- Bi-directional Interface Between 5V and 3V Buses
- Control Inputs Compatible with TTL Level
- 5V Data Flow at A Port and 3V Data Flow at B Port
- Outputs Source/Sink 24mA at 5V Bus and 12mA at 3V Bus
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance
- Available in SOIC and TSSOP Packages
- Functionally Compatible with the 74 Series 245

GND B1 B2 B3 B4 **B5** B6 B7 V_{CCB} V_{CCB} OE 23 19 17 15 20 18 16 13 2 6 8 9 10 11 12 V_{CCA} T/R A0 A3 GND GND

Figure 1. 24-Lead Pinout (Top View)

MC74LVX4245



LOW-VOLTAGE CMOS



DW SUFFIX 24-LEAD PLASTIC SOIC PACKAGE CASE 751E-04



DT SUFFIX 24-LEAD PLASTIC TSSOP PACKAGE CASE 948H-01

PIN NAMES

Pins	Function
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A0-A7	Side A 3–State Inputs or 3–State
	Outputs
B0-B7	Side B 3–State Inputs or 3–State
	Outputs




Figure 2. Logic Diagram

INP	UTS	OPERATING MODE
ŌĒ	T/R	Non-Inverting
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	Х	Z

 $H = High\ Voltage\ Level;\ L = Low\ Voltage\ Level;\ Z = High\ Impedance\ State;\ X = High\ or\ Low\ Voltage\ Level$ and Transitions are Acceptable; For I_{CC} reasons, Do Not Float Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
V _{CCA} , V _{CCB}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage \overline{OE} , $\overline{T/R}$	–0.5 to V _{CCA} +0.5		V
V _{I/O}	DC Input/Output Voltage An	–0.5 to V _{CCA} +0.5		V
	Bn	-0.5 to V _{CCB} +0.5		V
I _{IK}	DC Input Diode Current \overline{OE} , T/R	±20	V _I < GND	mA
lok	DC Output Diode Current	±50	V _O < GND; V _O > V _{CC}	mA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC} , I _{GND}	DC Supply Current Per Output Pin Maximum Current at I _{CCA} Maximum Current at I _{CCB}	±50 ±200 ±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C
Latchup	DC Latchup Source/Sink Current	±300		mA

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CCA} , V _{CCB}	Supply Voltage	V _{CCA} V _{CCB}	4.5 2.7	5.5 3.6	V
VI	Input Voltage	ŌĒ, T/R	0	V _{CCA}	V
V _{I/O}	Input/Output Voltage	An Bn	0 0	V _{CCA} V _{CCB}	V
T _A	Operating Free–Air Temperature		-40	+85	°C
Δt/ΔV	Minimum Input Edge Rate V_{IN} from 30% to 70% of V_{CC} ; V_{CC} at 3.0V, 4.5V, 5.5V		0	8	ns/V

DC ELECTRICAL CHARACTERISTICS

						T _A =	25°C	T _A = -40 to +85°C	
Symbol	Parameter		Condition	V _{CCA}	V _{CCB}	Тур	Gua	ranteed Limits	Unit
V _{IHA}	Minimum HIGH Level	An, OE T/R	V _{OUT} ≤ 0.1V	5.5 4.5	3.3 3.3		2.0 2.0	2.0 2.0	V
V _{IHB}	Input Voltage	Bn	or ≥ V _{CC} – 0.1V	5.0 5.0	3.6 2.7		2.0 2.0	2.0 2.0	V
V _{ILA}	Maximum LOW Level	An, OE T/R	V _{OUT} ≤ 0.1V	5.5 4.5	3.3 3.3		0.8 0.8	0.8 0.8	V
V _{ILB}	Input Voltage	Bn	or ≥ V _{CC} – 0.1V	5.0 5.0	2.7 3.6		0.8 0.8	0.8 0.8	V
V _{OHA}	Minimum HIGH Level		I _{OUT} = -100μA I _{OH} = -24mA	4.5 4.5	3.0 3.0	4.50 4.25	4.40 3.86	4.40 3.76	V
V _{OHB}	Output Voltage		$I_{OUT} = -100\mu A$ $I_{OH} = -12mA$ $I_{OH} = -8mA$	4.5 4.5 4.5	3.0 3.0 2.7	2.99 2.80 2.50	2.9 2.4 2.4	2.9 2.4 2.4	V
V _{OLA}	Maximum LOW Level		I _{OUT} = 100μA I _{OL} = 24mA	4.5 4.5	3.0 3.0	0.002 0.18	0.10 0.36	0.10 0.44	V
V _{OLB}	Output Voltage		$I_{OUT} = 100\mu A$ $I_{OL} = 12mA$ $I_{OL} = 8mA$	4.5 4.5 4.5	3.0 3.0 2.7	0.002 0.1 0.1	0.10 0.31 0.31	0.10 0.40 0.40	V

DC ELECTRICAL CHARACTERISTICS

			T _A = 25°C		25°C	T _A = -40 to +85°C			
Symbol	Parameter		Condition	V _{CCA}	V _{CCB}	Тур	Gua	ranteed Limits	Unit
I _{IN}	Max Input Leakage Current	OE, T/R	V _I = V _{CCA} , GND	5.5	3.6		±0.1	±1.0	μА
I _{OZA}	Max 3–State Out- put Leakage	An	$\begin{aligned} & V_{I} = V_{IH}, \ V_{IL} \\ & \overline{OE} = V_{CCA} \\ & V_{O} = V_{CCA}, \ GND \end{aligned}$	5.5	3.6		±0.5	±5.0	μА
I _{OZB}	Max 3–State Out- put Leakage	Bn	$\begin{aligned} & \underbrace{V_{I} = V_{IH}, V_{IL}} \\ & \overline{OE} = V_{CCA} \\ & V_{O} = V_{CCB}, GND \end{aligned}$	5.5	3.6		±0.5	±5.0	μА
ΔI_{CC}	Maximum I _{CCT} per Input	An, OE T/R	V _I =V _{CCA} -2.1V	5.5	3.6	1.0	1.35	1.5	mA
		Bn	V _I =V _{CCB} -0.6V	5.5	3.6		0.35	0.5	mA
I _{CCA}	Quiescent V _{CCA} Supply Current		An=V _{CCA} or GND Bn=V _{CCB} or GND OE=GND T/R=GND	5.5	3.6		8	80	μА
I _{CCB}	Quiescent V _{CCB} Supply Current		An=V _{CCA} or GND Bn=V _{CCB} or GND OE=GND T/R=V _{CCA}	5.5	3.6		5	50	μА
V _{OLPA} V _{OLPB}	Quiet Output Max Dynamic V _{OL}		Notes 1., 2.	5.0 5.0	3.3 3.3		1.5 1.2		V
V _{OLVA} V _{OLVB}	Quiet Output Min Dynamic V _{OL}		Notes 1., 2.	5.0 5.0	3.3 3.3		-1.2 -0.8		V
V _{IHDA} V _{IHDB}	Min HIGH Level Dynamic Input Volt- age		Notes 1., 3.	5.0 5.0	3.3 3.3		2.0 2.0		V
V _{ILDA} V _{ILDB}	Max LOW Level Dynamic Input Volt- age		Notes 1., 3.	5.0 5.0	3.3 3.3		0.8 0.8		V

CAPACITIVE CHARACTERISTICS

Symbol	Parameter		Parameter Condition		Unit
C _{IN}	Input Capacitance		$V_{CCA} = 5.0V; V_{CCB} = 3.3V$	4.5	pF
C _{I/O}	Input/Output Capacitance		$V_{CCA} = 5.0V; V_{CCB} = 3.3V$	15	pF
C _{PD}	Power Dissipation Capacitance (Measured at 10MHz)	B→A A→B	$V_{CCA} = 5.0V$ $V_{CCB} = 3.3V$	55 40	pF

Worst case package.
 Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.
 Max number of data inputs (n) switching. (n-1) inputs switching 0V to V_{CC} level. Input under test switching: V_{CC} level to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1MHz.

AC ELECTRICAL CHARACTERISTICS

		T _A	= -40 to +85 C _L = 50pF	°C	T _A = -40 C _L =		
			$_{CCA}$ = 5V ± 0.5 $_{CB}$ = 3.3V ± 0.5		$V_{CCA} = 5V \pm 0.5V$ $V_{CCB} = 2.7V$		
Symbol	Parameter	Min	Typ (Note 4.)	Max	Min	Max	Unit
t _{PHL} t _{PLH}	Propagation Delay A to B	1.0 1.0	5.1 5.3	9.0 9.0	1.0 1.0	10.0 10.0	ns
t _{PHL} t _{PLH}	Propagation Delay B to A	1.0 1.0	5.4 5.5	9.0 9.0	1.0 1.0	10.0 10.0	ns
t _{PZL} t _{PZH}	Output Enable Time OE to B	1.0 1.0	6.5 6.7	10.5 10.5	1.0 1.0	11.5 11.5	ns
t _{PZL} t _{PZH}	Output Enable Time OE to A	1.0 1.0	5.2 5.8	9.5 9.5	1.0 1.0	10.0 10.0	ns
t _{PHZ}	Output Disable Time OE to B	1.0 1.0	6.0 3.3	10.0 7.0	1.0 1.0	10.0 7.5	ns
t _{PHZ}	Output Disable Time OE to A	1.0 1.0	3.9 2.9	7.5 7.0	1.0 1.0	7.5 7.5	ns
t _{OSHL} t _{OSLH}	Output to Output Skew, Data to Output (Note 5.)		1.0	1.5		1.5	ns

Typical values at V_{CCA} = 5.0V; V_{CCB} = 3.3V at 25°C.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

Dual Supply Octal Translating Transceiver

The 74LVX4245 is a is a dual—supply device well capable of bidirectional signal voltage translation. This level shifting ability provides an excellent interface between low voltage CPU local bus and a standard 5V I/O bus. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

The LVX4245 is ideal for mixed voltage applications such as notebook computers using a 3.3V CPU and 5V peripheral devices.

Applications:

Mixed Mode Dual Supply Interface Solutions

The LVX4245 is designed to solve 3V/5V interfaces when CMOS devices cannot tolerate I/O levels above their applied V_{CC}. If an I/O pin of a 3V device is driven by a 5V device, the P–Channel transistor in the 3V device will conduct — causing current flow from the I/O bus to the 3V power supply. The result may be destruction of the 3V device through latchup effects. A current limiting resistor may be used to prevent destruction, but it causes speed degradation and needless power dissipation.

A better solution is provided in the LVX4245. It provides two different output levels that easily handle the dual voltage interface. The A port is a dedicated 5V port; the B port is a dedicated 3V port. NO TAG on page NO TAG shows how the LVX4245 may fit into a mixed 3V/5V system.

Since the LVX4245 is a '245 transceiver, the user may either use it for bidirectional or unidirectional applications. The center 20 pins are configured to match a '245 pinout. This enables the user to easily replace this level shifter with a 3V '245 device without additional layout work or remanufacture of the circuit board (when both buses are 3V).




Figure 3. 3.3V/5V Interface Block Diagram

Powering Up the LVX4245

When powering up the LVX4245, please note that if the V_{CCB} pin is powered—up well in advance of the V_{CCA} pin, several milliamps of either I_{CCA} or I_{CCB} current will result. If the V_{CCA} pin is powered—up in advance of the V_{CCB} pin then only nanoamps of Icc current will result. In actuality the V_{CCB} can be powered "slightly" before the V_{CCA} without the current penalty, but this "setup time" is dependent on the power—up ramp rate of the V_{CC} pins. With a ramp rate of approximately 50 mV/ns (50V/\mu s) a 25ns setup time was observed (V_{CCB} before V_{CCA}). With a 7V/\mu s rate, the setup time was about 140ns. When all is said and done, the safest power—up strategy is to simply power V_{CCA} before V_{CCB} . One more note: if the V_{CCB} ramp rate is faster than the V_{CCA} ramp rate then power problems might still occur, even if the V_{CCA} power—up began prior to the V_{CCB} power—up.




Figure 4. MC74LVX4245 Fits Into a System with 3V Subsystem and 5V Subsystem






Figure 5. MC74LVX4245 Pin Arrangement Is Compatible to 20-Pin 74 Series '245s



WAVEFORM 1 - PROPAGATION DELAYS


 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 6. AC Waveforms



TEST	SWITCH
t _{PLH} , t _{PHL} , t _{PZH} , t _{PHZ}	Open
t _{PZL} , t _{PLZ}	$2 \times V_{CC}$

C_L = 50pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent


 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)


Figure 7. Test Circuit


OUTLINE DIMENSIONS

DT SUFFIX

PLASTIC TSSOP PACKAGE CASE 948H-01 ISSUE O







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.066) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED

 - INTERLEAD FLASH OR FROTTHOSIGN STREET

 EXCEED


 0.25 (0.010) PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION, ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
 - EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE —W—.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	7.70	7.90	0.303	0.311	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252	BSC	
M	0°	8°	0°	8°	






OUTLINE DIMENSIONS

DW SUFFIX

PLASTIC SOIC PACKAGE CASE 751E-04 ISSUE E



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	15.25	15.54	0.601	0.612
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27	BSC	0.050	BSC
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.020

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.