

4-Mbit (256K x 16) Static RAM

Features

- Pin equivalent to CY7C1041BV33
- Temperature Ranges
 - Commercial: 0°C to 70°CIndustrial: -40°C to 85°C
- Automotive: -40°C to 125°C
- High speed
 - $t_{AA} = 10 \text{ ns}$
- · Low active power
- 324 mW (max.)
- 2.0V data retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description^[1]


The CY7C1041CV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the device is <u>acc</u>omplished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ –I/O $_7$), is written into the location specified on the address pins (A $_0$ –A $_1$). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ –I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ –A $_1$ 7).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on $I/O_0 - I/O_7$. If Byte HIGH Enable (BHE) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ –I/O $_1$ 5) are placed in <u>a</u> high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1041CV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout, as well as a 48-ball fine-pitch ball grid array (FBGA) package.



Notes

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.




Selection Guide

		-8	-10	-12	-15	-20	Unit
Maximum Access Time		8	10	12	15	20	ns
Maximum Operating Current	Commercial	100	90	85	80	75	mA
	Industrial	110	100	95	90	85	mA
	Automotive	-	-	-	-	90	mA
Maximum CMOS Standby Current	Commercial/ Industrial	10	10	10	10	10	mA
	Automotive	-	-	-	-	15	mA

Shaded areas contain advance information.

Pin Configurations





Pin Definitions

Pin Name	44-SOJ, 44-TSOP Pin Number	48-ball FBGA Pin Number	I/O Type	Description
A ₀ -A ₁₇	1-5,18-27,	A3,A4,A5,B3, B4,C3,C4,D4,	Input	Address Inputs used to select one of the address locations.
	42-44	H2,H3,H4,H5,G 3,G4,F3,F4,E4, D3		
I/O ₀ - I/O ₁₅	7-10,13-16,	B1,C1,C2,D2,E	Input/Output	Bidirectional Data I/O lines. Used as input or output lines
	29-32,35-38	2,F2,F1,G1,B6, C6,C5,D5,E5,		depending on operation
		F5,F6,G6		
NC ^[2]	28	A6,E3,G2,H1,	No Connect	No Connects. This pin is not connected to the die
		H6		
WE	17	G5	Input/Control	Write Enable Input, active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
CE	6	B5	Input/Control	Chip Enable Input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
BHE, BLE	39,40	A1,B2	Input/Control	
OE2	41	A2	Input/Control	Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins.
V _{SS}	12,34	D1,E6	Ground	Ground for the device. Should be connected to ground of the system.
V _{CC}	11,33	D6,E1	Power Supply	Power Supply inputs to the device.

Notes:
2. NC pins are not connected on the die.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on $\rm V_{CC}$ to Relative $\rm GND^{[3]}$ –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State^[3].....–0.5V to V_{CC} + 0.5V

DC Input Voltage [3]-0.5V to V_{CC} + 0.5V DC Electrical Characteristics Over the Operating Range

Current into Outputs (LOW).......20 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	
Automotive	-40°C to +125°C	

				-	8		10	-1	12		15	-2	20	Uni
Parameter	Description	Test Cond	itions	Min.	Max.									
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	–4.0 mA	2.4		2.4		2.4		2.4		2.4		٧
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4		0.4		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V								
V _{IL} [3]	Input LOW Voltage			-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	٧
I _{IX}	Input Load Current	$GND \leq V_I \leq V_CC$	Com'l / Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	-1	+1	μΑ
			Automotive	-	-	-	-	-	-	-	-	-20	+20	μΑ
I _{OZ}		GND ≤ V _{OUT} ≤	Com'l / Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	-1	+1	μА
	Current	V _{CC} , Output Disabled	Automotive	-	-	-	-	-	-	-	-	-20	+20	μΑ
I _{CC}			Comm'l		100		90		85		80		75	mΑ
	Supply Current	$f_{MAX} = 1/t_{RC}$	Ind'I		110		100		95		90		85	mΑ
			Automotive		-		-		-		-		90	mΑ
I _{SB1}	Power-down Current	V _{IH}	Com'l / Ind'l		40		40		40		40		40	mA
	—TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX}$	Automotive		-		-		-		-		45	mΑ
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l / Ind'l		10		10		10		10		10	mΑ
		$CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$			-		-		-		-		15	mA

Shaded areas contain advance information.

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C _{OUT}	I/O Capacitance		8	pF

Thermal Resistance^[4]

Parameter	Description	Test Conditions	44-pin TSOP-II (Non Pb-Free)	48-FBGA (Non Pb-Free)	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	76.85	92.78	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA / JESD51.	11.26	8.88	°C/W

Notes:

^{3.} V_{IL} (min.) = -2.0V and V_{IH} (max) = V_{CC} + 0.5V for pulse durations of less than 20 ns.

^{4.} Tested initially and after any design or process changes that may affect these parameters.



AC Switching Characteristics^[5] Over the Operating Range

		•	-8	-	10	-12		-15		-20			
Parameter	Description	Min.	Max.	Unit									
Read Cycle		ı		ı					ı	ı	ı		
t _{power} ^[6]	V _{CC} (typical) to the first access	1		1		1		1		1		μS	
t _{RC}	Read Cycle Time	8		10		12		15		20		ns	
t _{AA}	Address to Data Valid		8		10		12		15		20	ns	
t _{OHA}	Data Hold from Address Change	3		3		3		3		3		ns	
t _{ACE}	CE LOW to Data Valid		8		10		12		15		20	ns	
t _{DOE}	OE LOW to Data Valid		4		5		6		7		8	ns	
t _{LZOE}	OE LOW to Low-Z	0		0		0		0		0		ns	
t _{HZOE}	OE HIGH to High-Z ^[7, 8]		4		5		6		7		8	ns	
t _{LZCE}	CE LOW to Low-Z ^[8]	3		3		3		3		3		ns	
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		4		5		6		7		8	ns	
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		ns	
t _{PD}	CE HIGH to Power-Down		8		10		12		15		20	ns	
t _{DBE}	Byte Enable to Data Valid		4		5		6		7		8	ns	
t _{LZBE}	Byte Enable to Low-Z	0		0		0		0		0		ns	
t _{HZBE}	Byte Disable to High-Z		6		6		6		7		8	ns	
Write Cycle ^{[9}	9, 10]			ı					ı	l			
t _{WC}	Write Cycle Time	8		10		12		15		20		ns	
t _{SCE}	CE LOW to Write End	6		7		8		10		10		ns	
t _{AW}	Address Set-Up to Write End	6		7		8		10		10		ns	
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns	
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns	
t _{PWE}	WE Pulse Width	6		7		8		10		10		ns	
t _{SD}	Data Set-Up to Write End	4		5		6		7		8		ns	
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns	
t _{LZWE}	WE HIGH to Low-Z ^[8]	3		3		3		3		3		ns	
t _{HZWE}	WE LOW to High-Z ^[7, 8]		4		5		6		7		8	ns	
t _{BW}	Byte Enable to End of Write	6		7		8		10		10		ns	

Shaded areas contain advance information.

^{5.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

6. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.

7. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZOE} is less than t_{LZWE} for any given device.

9. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.


^{10.} The minimum Write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .


R2


 351Ω




AC Test Loads and Waveforms^[11]








(d)




Switching Waveforms

Read Cycle No. 1[12, 13]



Read Cycle No. 2 (OE Controlled) [13, 14]




- AC characteristics (except High-Z) for all 8-ns and 10-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).
 Device is continuously selected. OE, CE, BHE and/or BHE = V_{IL}.
- 13. WE is HIGH for Read cycle.
- 14. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) 15, 16]



Write Cycle No. 2 (BLE or BHE Controlled)




^{15.} Data I/O is high-impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$.

16. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No.3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Χ	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range		
10	CY7C1041CV33-10BAC	BA48B	48-ball Fine Pitch BGA	Commercial		
	CY7C1041CV33-10VC	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-10ZC	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-10ZXC	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44			
	CY7C1041CV33-10BAI	BA48B	48-ball Fine Pitch BGA	Industrial		
	CY7C1041CV33-10VI	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-10ZI	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-10ZXI	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44			
12	CY7C1041CV33-12BAC	BA48B	48-ball Fine Pitch BGA	Commercial		
	CY7C1041CV33-12VC	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-12ZC	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-12ZXC	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44			
	CY7C1041CV33-12BAI	BA48B	48-ball Fine Pitch BGA	Industrial		
	CY7C1041CV33-12VI	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-12ZI	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-12ZXI	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44			
15	CY7C1041CV33-15BAC	BA48B	48-ball Fine Pitch BGA	Commercial		
	CY7C1041CV33-15VC	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-15ZC	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-15ZXC	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44	1		
	CY7C1041CV33-15BAI	BA48B	48-ball Fine Pitch BGA	Industrial		
	CY7C1041CV33-15VI	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-15ZI	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-15ZXI	Z44	Lead (Pb)-Free, 44-pin TSOP II Z44			
20	CY7C1041CV33-20BAC	BA48B	48-ball Fine Pitch BGA	Commercial		
	CY7C1041CV33-20VC	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-20ZC	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-20BAI	BA48B	48-ball Fine Pitch BGA	Industrial		
	CY7C1041CV33-20VI	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-20ZI	Z44	44-pin TSOP II Z44			
	CY7C1041CV33-20BAE	BA48B	48-ball Fine Pitch BGA	Automotive		
	CY7C1041CV33-20VE	V34	44-lead (400-mil) Molded SOJ			
	CY7C1041CV33-20ZE	Z44	44-pin TSOP II Z44			




Package Diagrams

48-ball (7.00 mm x 8.5 mm x 1.2 mm) FBGA BA48B



44-lead (400-mil) Molded SOJ V34








Package Diagrams (continued)


44-pin TSOP II Z44

D[MENSION]N MM ([NCH)









All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CY7C1041CV33 4-Mbit (256K x 16) Static RAM Document Number: 38-05134

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109513	12/13/01	HGK	New Data Sheet
*A	112440	12/20/01	BSS	Updated 51-85106 from revision *A to *C
*B	112859	03/25/02	DFP	Added CY7C1042CV33 in BGA package Removed 1042 BGA option pin ACC Final Data Sheet
*C	116477	09/16/02	CEA	Add applications foot note to data sheet
*D	119797	10/21/02	DFP	Added 20-ns speed bin
*E	262949	See ECN	RKF	Added Lead (Pb)-Free parts in the Ordering info (Page #9) Added Automotive Specs to Datasheet