

## 1.0 Features

- 2.4-GHz radio transceiver
- Operates in the unlicensed Industrial, Scientific, and Medical (ISM) band (2.4 GHz–2.483 GHz)
- · -90-dBm receive sensitivity
- Up to 0 dBm output power
- Range of up to 10 meters or more
- Data throughput of up to 62.5 kbits/sec
- Highly integrated low cost, minimal number of external components required
- Dual DSSS reconfigurable baseband correlators
- SPI microcontroller interface (up to 2-MHz data rate)
- 13-MHz  $\pm$  50-ppm input clock operation
- Low standby current < 1 μA</li>
- Integrated 30-bit Manufacturing ID
- Operating voltage from 2.7V to 3.6V
- Operating temperature from 0° to 70°C
- Offered in a small footprint 48 Quad Flat Pack No Leads (QFN)

# 2.0 Functional Description

The CYWUSB6932/CYWUSB6934 Integrated Circuits (ICs) are highly integrated 2.4-GHz Direct Sequence Spread Spectrum (DSSS) Radio System-on-Chip (SoC) ICs. From the Serial Peripheral Interface (SPI) to the antenna, these ICs are single-chip 2.4-GHz DSSS Gaussian Frequency Shift Keying (GFSK) baseband modems that connect directly to a micro-controller via simple serial interface.

The CYWUSB6932 transmit-only IC and the CYWUSB6934 transceiver IC are available in a small footprint 48-pin QFN package.

## 3.0 Applications

- PC Human Interface Devices (HIDs)
  - Mice
  - Keyboards
  - Joysticks
- Peripheral Gaming Devices
  - Game Controllers
  - Console Keyboards
- General
  - Presenter Tools
  - Remote Controls
  - Consumer Electronics
  - Barcode Scanners
  - POS Peripherals
  - Toys




Figure 3-1. CYWUSB6932/CYWUSB6934 Simplified Block Diagram



## 3.1 Applications Support

The CYWUSB6932/CYWUSB6934 ICs are supported by the CY3632 WirelessUSB Development Kit. The development kit provides all of the materials and documents needed to cut the cord on wired applications including two radio modules that connect directly to two prototyping platform boards, comprehensive WirelessUSB protocol code examples a WirelessUSB Listener tool and all of the associated schematics, gerber files and bill of materials.

The CY4632 WirelessUSB LS Keyboard Mouse Reference Design provides a production-worthy example of a wireless mouse and keyboard system.

The CY3633 WirelessUSB LS Gaming Development Kit provides support for designing a wireless gamepad for the major gaming consoles and is offered as an accessory to the CY3632 WirelessUSB.

# 4.0 Functional Overview

The CYWUSB6932/CYWUSB6934 ICs provide a complete WirelessUSB LS SPI to antenna radio modem. The SoC is designed to implement wireless devices operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz–2.4835 GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).

The CYWUSB6934 IC contains a 2.4-GHz radio transceiver, a GFSK modem and a dual DSSS reconfigurable baseband. The CYWUSB6932 IC contains a 2.4-GHz radio transmit-only, a GFSK modem and a DSSS baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1-MHz channels yielding a theoretical spectral capacity of 3822 channels. Both ICs support a range of up to 10 meters or more.

## 4.1 2.4-GHz Radio

The receiver and transmitter are a single-conversion low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps.

 Table 4-1. Internal PA Output Power Step Table

| PA Setting | Typical Output Power (dBm) |
|------------|----------------------------|
| 7          | 0                          |
| 6          | -2.4                       |
| 5          | -5.6                       |
| 4          | -9.7                       |
| 3          | -16.4                      |
| 2          | -20.8                      |
| 1          | -24.8                      |
| 0          | -29.0                      |

Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4-GHz GFSK radio transmitter ISM band. The synthesizer provides the frequency-hopping local oscillator for the transmitter and receiver. The VCO loop filter is also integrated on-chip.

## 4.2 GFSK Modem

The transmitter uses a DSP-based vector modulator to convert the 1-MHz chips to an accurate GFSK carrier.

The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.

## 4.3 Dual DSSS Baseband

Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.

The DSSS baseband has three operating modes: 64 chips/bit Single Channel, 32 chips/bit Single Channel, and 32 chips/bit Single Channel Dual Data Rate (DDR).

## 4.3.1 64 chips/bit Single Channel

The baseband supports a single data stream operating at 15.625 kbits/sec. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/sec data stream utilizes the longest PN Code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

## 4.3.2 32 chips/bit Single Channel

The baseband supports a single data stream operating at 31.25 kbits/sec.

## 4.3.3 32 chips/bit Single Channel Dual Data Rate (DDR)

The baseband spreads bits in pairs and supports a single data stream operating at 62.5 kbits/sec.

# 4.4 Serializer/Deserializer (SERDES)

The CYWUSB6934 IC has a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten. The CYWUSB6932 IC only has a data Serializer.



## 4.5 Application Interfaces

Both ICs have a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.

An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

## 4.6 Clocking and Power Management

A 13-MHz crystal ( $\pm$ 50 ppm or better) is directly connected to X13IN and X13 without the need for external capacitors. Both ICs have a programmable trim capability for adjusting the on-chip load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-chip decoupling capacitors. Both devices are powered from a 2.7V to 3.6V DC supply. Both devices can be shutdown to a fully static state using the PD pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal Frequency: 13 MHz
- Operating Mode: Fundamental Mode
- Resonance Mode: Parallel Resonant
- Frequency Stability:  $\pm$  50 ppm
- Series Resistance:  $\leq 100$  ohms
- Load Capacitance: 10 pF
- Drive Level: 10 uW-100 uW

## 4.7 Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) (applies only to the CYWUSB6934 IC) returns the relative signal strength of the ON-channel signal power and can be used to:

- 1. Determine the connection quality
- 2. Determine the value of the noise floor
- 3. Check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit analog-to-digital converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50uS. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register

(Reg 0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater than 50uS and read the RSSI register again. Next, clear the Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a 'noisy' process so, for best results, this procedure should be repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10 indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.

# 5.0 Application Interfaces

## 5.1 SPI Interface

The CYWUSB6932/CYWUSB6934 ICs have a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multi-byte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (SS).

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (SS) pin must be asserted to initiate a SPI transfer.

The application MCU can initiate a SPI data transfer via a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes as shown in *Figure 5-1* through *Figure 5-4*. The SS signal should not be deasserted between bytes. The SPI communications is as follows:

- Command Direction (bit 7) = "0" Enables SPI read transaction. A "1" enables SPI write transactions.
- Command Increment (bit 6) = "1" Enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise the same address is accessed.
- · Six bits of address.
- · Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A burst transaction is terminated by deasserting the slave select ( $\overline{SS} = 1$ ). For burst read transactions, the application MCU must abide by the timing shown in *Figure 12-2*.

The SPI communications interface single read and burst read sequences are shown in *Figure 5-2* and *Figure 5-3*, respectively.

The SPI communications interface single write and burst write sequences are shown in *Figure 5-4* and *Figure 5-5*, respectively.



|          |     |     | Byte 1  | Byte 1+N |
|----------|-----|-----|---------|----------|
| Bit #    | 7   | 6   | [5:0]   | [7:0]    |
| Bit Name | DIR | INC | Address | Data     |

Figure 5-1. SPI Transaction Format




Figure 5-2. SPI Single Read Sequence





Figure 5-3. SPI Burst Read Sequence








## 5.2 DIO Interface

The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks

the data as shown in *Figure 5-6.* In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in *Figure 5-7.* The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.



## 



## 5.3 Interrupts

The CYWUSB6932/CYWUSB6934 ICs feature three sets of interrupts: transmit, receive (CYWUSB6934 only), and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

Interrupts are enabled and the status read through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).

If more than 1 interrupt is enabled at any time, it is necessary to read the relevant interrupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.

The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).

## 5.3.1 Wake Interrupt

When the  $\overline{\text{PD}}$  pin is low, the oscillator is stopped. After  $\overline{\text{PD}}$  is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake

interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.

The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.

## 5.3.2 Transmit Interrupts

Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section 7.0.

## 5.3.3 Receive Interrupts

Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in *Section 7.0*.



# 6.0 Application Examples




Figure 6-1. CYWUSB6932 Transmit-Only Battery-Powered Device




Figure 6-2. CYWUSB6934 USB Bridge Transceiver



#### **Register Descriptions** 7.0

Table 7-1 displays the list of registers inside the CYWUSB6932/CYWUSB6934 ICs that are addressable through the SPI interface. All registers are read and writable, except where noted.

| Table 7-1. | CYWUSB6932/CyWUSB6934 Register Map <sup>[2]</sup> |
|------------|---|
|------------|---|

| Register Name                     | Mnemonic           | CYWUSB6934<br>Address | Page | Default            | Access |
|-----------------------------------|--------------------|-----------------------|------|--------------------|--------|
| Revision ID                       | REG_ID             | 0x00                  | 8    | 0x07               | RO     |
| Control                           | REG_CONTROL        | 0x03                  | 8    | 0x00               | RW     |
| Data Rate                         | REG_DATA_RATE      | 0x04                  | 9    | 0x00               | RW     |
| Configuration                     | REG_CONFIG         | 0x05                  | 9    | 0x01               | RW     |
| SERDES Control                    | REG_SERDES_CTL     | 0x06                  | 10   | 0x03               | RW     |
| Receive SERDES Interrupt Enable   | REG_RX_INT_EN      | 0x07 <sup>[1]</sup>   | 11   | 0x00               | RW     |
| Receive SERDES Interrupt Status   | REG_RX_INT_STAT    | 0x08 <sup>[1]</sup>   | 12   | 0x00               | RO     |
| Receive SERDES Data A             | REG_RX_DATA_A      | 0x09 <sup>[1]</sup>   | 13   | 0x00               | RO     |
| Receive SERDES Valid A            | REG_RX_VALID_A     | 0x0A <sup>[1]</sup>   | 13   | 0x00               | RO     |
| Receive SERDES Data B             | REG_RX_DATA_B      | 0x0B <sup>[1]</sup>   | 13   | 0x00               | RO     |
| Receive SERDES Valid B            | REG_RX_VALID_B     | 0x0C <sup>[1]</sup>   | 13   | 0x00               | RO     |
| Transmit SERDES Interrupt Enable  | REG_TX_INT_EN      | 0x0D                  | 14   | 0x00               | RW     |
| Transmit SERDES Interrupt Status  | REG_TX_INT_STAT    | 0x0E                  | 15   | 0x00               | RO     |
| Transmit SERDES Data              | REG_TX_DATA        | 0x0F                  | 16   | 0x00               | RW     |
| Transmit SERDES Valid             | REG_TX_VALID       | 0x10                  | 16   | 0x00               | RW     |
| PN Code                           | REG_PN_CODE        | 0x18–0x11             | 16   | 0x1E8B6A3DE0E9B222 | RW     |
| Threshold Low                     | REG_THRESHOLD_L    | 0x19 <sup>[1]</sup>   | 17   | 0x08               | RW     |
| Threshold High                    | REG_THRESHOLD_H    | 0x1A <sup>[1]</sup>   | 17   | 0x38               | RW     |
| Wake Enable                       | REG_WAKE_EN        | 0x1C                  | 17   | 0x00               | RW     |
| Wake Status                       | REG_WAKE_STAT      | 0x1D                  | 18   | 0x01               | RO     |
| Analog Control                    | REG_ANALOG_CTL     | 0x20                  | 18   | 0x04               | RW     |
| Channel                           | REG_CHANNEL        | 0x21                  | 19   | 0x00               | RW     |
| Receive Signal Strength Indicator | REG_RSSI           | 0x22 <sup>[1]</sup>   | 19   | 0x00               | RO     |
| PA Bias                           | REG_PA             | 0x23                  | 19   | 0x00               | RW     |
| Crystal Adjust                    | REG_CRYSTAL_ADJ    | 0x24                  | 20   | 0x00               | RW     |
| VCO Calibration                   | REG_VCO_CAL        | 0x26                  | 20   | 0x00               | RW     |
| Reg Power Control                 | REG_PWR_CTL        | 0x2E                  | 20   | 0x00               | RW     |
| Carrier Detect                    | REG_CARRIER_DETECT | 0x2F                  | 21   | 0x00               | RW     |
| Clock Manual                      | REG_CLOCK_MANUAL   | 0x32                  | 21   | 0x00               | RW     |
| Clock Enable                      | REG_CLOCK_ENABLE   | 0x33                  | 21   | 0x00               | RW     |
| Synthesizer Lock Count            | REG_SYN_LOCK_CNT   | 0x38                  | 21   | 0x64               | RW     |
| Manufacturing ID                  | REG_MID            | 0x3C-0x3F             | 21   | -                  | RO     |

Notes:

Register not applicable to CYWUSB6932.
 All registers are accessed Little Endian.



## Figure 7-1. Revision ID Register

| Addr | : 0x00 |       | REG | G_ID |       | Defaul | t: 0x07 |
|------|--------|-------|-----|------|-------|--------|---------|
| 7    | 6      | 5     | 4   | 3    | 2     | 1      | 0       |
|      | Silico | on ID |     |      | Produ | uct ID |         |

Bit Name Description

7:4

Silicon ID These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.

3:0 Product ID These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.

| Figure | 7-2. | Control |
|--------|------|---------|
|--------|------|---------|

| 1 = Receive Enabled         0 = Receive Disabled         TX Enable       The Transmit Enable bit is used to place the IC in transmit mode.         1 = Transmit Enabled       0 = Transmit Disabled         0 = Transmit Disabled       0 = Transmit Disabled         PN Code Select       The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.         1 = 32 Most Significant Bits of PN code are used       0 = 32 Least Significant Bits of PN code are used         0 = 32 Least Significant Bits of PN code are used       This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).         Bypass Internal       This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of tims Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.         1 = Bypass Internal Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in   |                        |   |  |   | Figure 7-2   | . Control   |   |   |  |
|--|------------------------|---|--|---|--|---|---|---|--|
| RX<br>Enable         TX<br>Enable         PN Code<br>Select         Bypass Internal<br>Syn Lock Signal         Auto Internal<br>PA<br>Disable         Internal PA<br>Enable         Reserved         Reserved           iit         Name         Description         Rx Enable         The Receive Enable bit is used to place the IC in receive mode.<br>1 = Receive Enable 0<br>0 = Receive Disabled         1 = Receive Enable bit is used to place the IC in transmit mode.<br>1 = Transmit Enable bit is used to place the IC in transmit mode.<br>1 = Transmit Enabled<br>0 = Transmit Disabled           PN Code Select         The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.<br>1 = 32 Most Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = Walt for the Syn Lock Court register (Reg 0x38), in units of 2 us. If the internal Syn Lock Signal is used then set<br>Syn Lock Court to 25 to provide additional assurance that the synthesizer has settled.<br>1 = Bypass the Internal Syn Lock Signal and then wait the amount of time specified in Syn Lock Court register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Court register (Reg 0x38)<br>0 = Vait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Court register (Reg 0x30).<br>1 = Register control by the baseband or by firmware through register writes. For external PA usage, please<br>see the de          | Addr: 0x03 REG_CONTROL |   |  |   |  |   |   |   | t: 0x00                                    |
| Enable         Enable         Select         Syn Lock Signal         PA<br>Disable         Enable           iit         Name         Description           RX Enable         The Receive Enabled<br>0 = Receive Disabled         The Receive Enabled<br>0 = Receive Disabled           TX Enable         The Transmit Enable bit is used to place the IC in transmit mode.<br>1 = Transmit Enabled<br>0 = Transmit Enabled         1 = Transmit Enabled<br>0 = Transmit Disabled           PN Code Select         The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.<br>1 = 32 Most Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).           Bypass Internal<br>Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.<br>1 = Bypass the Internal Syn Lock Count register (Reg 0x38), in units of 2 us. If the internal Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and wait the amount of time specified in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Count register (Reg 0x20).<br>1 = Register controlled Internal PA Enable<br>0 = Auto controlled Internal PA Enable<br>0 = Internal Power Amplifier Enabled<br>0 = Internal Power Amplifier Enabled<br>0 = Internal Power Am  |                        | 7   | 6  | 5   | 4  | 4 3 2   |   |   | 0  |
| RX Enable       The Receive Enable bit is used to place the IC in receive mode.         1 = Receive Enabled       0 = Receive Enabled         0 = Receive Enabled       0 = Receive Disabled         TX Enable       The Transmit Enabled         0 = Transmit Enabled       0 = Transmit Disabled         PN Code Select       The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.         1 = 32 Most Significant Bits of PN code are used       0 = 32 Least Significant Bits of PN code are used         0 = 32 Least Significant Bits of PN code are used       0 = 32 Least Significant Bits of PN code are used         This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).         Bypass Internal       This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of tims Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.         1 = Bypass the Internal Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         1 is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the synthesizer.         Auto Internal PA       The Auto Internal PA Disable bit is used to determine the method of controlling the Internal PA usage, please see the description of the REG_ANALOG_CTL register (Reg 0x30). </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>PA</td> <td></td> <td>Reserved</td> <td>Reserved</td>   |                        |   |  |   |  | PA  |   | Reserved  | Reserved                                   |
| 1 = Receive Enabled<br>0 = Receive Disabled         TX Enable       The Transmit Enable bit is used to place the IC in transmit mode.<br>1 = Transmit Enabled<br>0 = Transmit Disabled         PN Code Select       The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.<br>1 = 32 Most Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).         Bypass Internal<br>Syn Lock Signal       This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of tim<br>specified in the Syn Lock Count register (Reg 0x38), in units of 2 us. If the internal Syn Lock Signal is used then set<br>Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.<br>1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Count register (Reg 0x28).<br>It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the<br>synthesizer.         Auto Internal PA<br>Disable       The Auto Internal PA Disable bit is used to determine the method of controlling the Internal PA usage, please<br>see the description of the REG_ANALOG_CTL register (Reg 0x20).<br>1 = Register controlled Internal PA Enable<br>0 = Auto controlled Internal PA Enable<br>0 = Internal Power Amplifier Disabled<br>Thi | Bit                    | Name  | Descripti  | on  |  |   |   |   |  |
| 1 = Transmit Enabled         0 = Transmit Disabled         PN Code Select       The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.         1 = 32 Most Significant Bits of PN code are used         0 = 32 Least Significant Bits of PN code are used         This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).         Bypass Internal         Syn Lock Signal         specified in the Syn Lock Count register (Reg 0x38), in units of 2 us. If the internal Syn Lock Signal is used then set Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.         1 = Bypass Internal         Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.         1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)         0 = Wait for the Syn Lock Signal and then  | 7                      | RX Enable   | 1 = Rece   | ive Enabled   | sed to place the IC ir   | n receive mode.   |   |   |  |
| 1 = 32 Most Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used<br>This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).         Bypass Internal<br>Syn Lock Signal       This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of tim<br>specified in the Syn Lock Count register (Reg 0x38), in units of 2 us. If the internal Syn Lock Signal is used then set<br>Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.         1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)<br>It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the<br>synthesizer.         Auto Internal PA<br>Disable       The Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier. The two<br>options are automatic control by the baseband or by firmware through register writes. For external PA usage, please<br>see the description of the REG_ANALOG_CTL register (Reg 0x20).         1 = Register controlled Internal PA Enable<br>0 = Auto controlled Internal PA Enable<br>0 = Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.         Internal PA<br>Enable       The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.         1 = Internal Power Amplifier Enabled<br>0 = Internal Power Amplifier Enabled<br>0 = Internal Power Amplifier Disab   | 6                      | TX Enable   | 1 = Trans  | smit Enabled  | sed to place the IC i  | n transmit mode.  |   |   |  |
| Sýn Lock Signalspecified in the Syn Lock Count register (Reg 0x38), in units of 2 ús. If the internal Syn Lock Signal is used then set<br>Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.<br>1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)<br>0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)<br>It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the<br>synthesizer.Auto Internal PA<br>DisableThe Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier. The two<br>options are automatic control by the baseband or by firmware through register writes. For external PA usage, please<br>see the description of the REG_ANALOG_CTL register (Reg 0x20).<br>1 = Register controlled Internal PA Enable<br>0 = Auto controlled Internal PA Enable<br>When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg 0x03<br>bit 2). It is recommended that this bit is set to 0, leaving the PA control to the baseband.Internal PA<br>EnableThe Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.<br>1 = Internal Power Amplifier Enabled<br>0 = Internal Power Amplifier Disabled<br>This bit is reserved and should be written with a one.   | 5                      | 1 = 32 Most Significant Bits of PN code are used<br>0 = 32 Least Significant Bits of PN code are used |  |   |  |   |   | 2.  |  |
| Disable       options are automatic control by the baseband or by firmware through register writes. For external PA usage, please see the description of the REG_ANALOG_CTL register (Reg 0x20).         1 = Register controlled Internal PA Enable         0 = Auto controlled Internal PA Enable         When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg 0x03 bit 2). It is recommended that this bit is set to 0, leaving the PA control to the baseband.         Internal PA         Enable         The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.         1 = Internal Power Amplifier Enabled         0 = Internal Power Amplifier Disabled         This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is don't car         Reserved       This bit is reserved and should be written with a one.  | 4                      | Bypass Interna<br>Syn Lock Signa  | al specified in<br>Syn Lock C<br>1 = Bypas<br>0 = Wait<br>It is recomr | the Syn Lock Co<br>Count to 25 to pro<br>ss the Internal Sy<br>for the Syn Lock<br>nended that the a          | ount register (Reg 0x<br>vide additional assu<br>n Lock Signal and w<br>Signal and then wait       | 38), in units of 2 u<br>rance that the syn<br>rait the amount of<br>the amount of tim | is. If the internal S<br>thesizer has settle<br>time in Syn Lock (<br>le specified in Syr | Syn Lock Šignal is<br>ed.<br>Count register (Re<br>i Lock Count regis | used then set<br>g 0x38)<br>ter (Reg 0x38) |
| Enable       1 = Internal Power Amplifier Enabled         0 = Internal Power Amplifier Disabled         This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is don't car         Reserved       This bit is reserved and should be written with a one.   | 3                      |   | options are<br>see the des<br>1 = Regis<br>0 = Auto<br>When this b     | automatic contro<br>scription of the RI<br>ster controlled Int<br>controlled Interna-<br>bit is set to 1, the | bl by the baseband o<br>EG_ANALOG_CTL r<br>ernal PA Enable<br>al PA Enable<br>enabled state of the | r by firmware thro<br>egister (Reg 0x20<br>Internal PA is dire                        | ugh register writes<br>).<br>ectly controlled by  | s. For external PA  | usage, please                              |
|  | 2                      |   | 1 = Interr<br>0 = Interr   | nal Power Amplifi<br>nal Power Amplifi  | er Enabled<br>er Disabled  |   |   | =1), otherwise this   | bit is don't care                          |
| Reserved This bit is reserved and should be written with a zero.   | 1                      | Reserved  | This bit is r  | eserved and sho   | uld be written with a  | one.  |   |   |  |
|  | C                      | Reserved  | This bit is r  | eserved and sho   | uld be written with a  | zero.   |   |   |  |



|                  | Addr: 0        | Defaul  | t: 0x00   |   |                     |                    |                   |             |  |  |
|------------------|----------------|---|---|---|---------------------|--------------------|-------------------|-------------|--|--|
|                  | 7 6 5 4 3 2    |   |   |   |                     |                    | 1                 | 0           |  |  |
|                  |                |   | Reserved  |   | •                   | Code Width         | Data Rate         | Sample Rate |  |  |
|                  |                |   |   | Figure 7-3  | . Data Rate         |                    |                   |             |  |  |
| Bit              | Name           | Description   |   |   |                     |                    |                   |             |  |  |
| 7:3              | Reserved       | These bits are  | e reserved and sh   | nould be written wi   | th zeroes.          |                    |                   |             |  |  |
| 2 <sup>[3]</sup> | Code Width     | 1 = 32 chip<br>0 = 64 chip  | he Code Width bit is used to select between 32 chips/bit and 64 chips/bit PN codes.<br>1 = 32 chips/bit PN codes<br>0 = 64 chips/bit PN codes   |   |                     |                    |                   |             |  |  |
|                  |                | The number of chips/bit used impacts a number of factors such as data throughput, range and robustness to inter-<br>ference. By choosing a 32 chips/bit PN-code, the data throughput can be doubled or even quadrupled (when double<br>data rate is set). A 64 chips/bit PN code offers improved range over its 32 chips/bit counterpart as well as more<br>robustness to interference. By selecting to use a 32 chips/bit PN code a number of other register bits are impacted<br>and need to be addressed. These are PN Code Select (Reg 0x03, bit 5), Data Rate (Reg 0x04, bit 1), and Sample<br>Rate (Reg 0x04, bit 0).   |   |   |                     |                    |                   |             |  |  |
| 1 <sup>[3]</sup> | Data Rate      | 62.5kbits/sec.<br>1 = Double  | The Data Rate bit allows the user to select Double Data Rate mode of operation which delivers a raw data rate of 62.5kbits/sec.<br>1 = Double Data Rate - 2 bits per PN code (No odd bit transmissions)<br>0 = Normal Data Rate - 1 bit per PN code |   |                     |                    |                   |             |  |  |
|                  |                | This bit is applicable only when using 32 chips/bit PN codes which can be selected by setting the Code Width bit (Reg 0x04, bit 2=1). When using Double Data Rate, the raw data throughput is 62.5 kbits/sec because every 32 chips/bit PN code is interpreted as 2 bits of data. When using this mode a single 64 chips/bit PN code is placed in the PN code register. This 64 chips/bit PN code is then split into two and used by the baseband to offer the Double Data Rate capability. When using Normal Data Rate, the raw data throughput is 32kbits/sec. Additionally, Normal Data Rate enables the user to potentially correlate data using two differing 32 chips/bit PN codes. |   |   |                     |                    |                   |             |  |  |
| 0 <sup>[3]</sup> | Sample<br>Rate | 1 = 12x Ove0 = 6x OveUsing 12x oveData Rate this  | ersampling<br>rsampling<br>ersampling impro   | e use of the 12x sa<br>ves the correlators<br>The only time when<br>a Rate. | receive sensitivity | /. When using 64 c | hips/bit PN codes | s or Double |  |  |

## Figure 7-4. Configuration

| Addr | : 0x05 |         | REG_C    | ONFIG |  | Defaul | t: 0x01 |
|------|--------|---------|----------|-------|--|--------|---------|
| 7    | 6      | 1       | 0        |       |  |        |         |
|      |        | IRQ Pir | n Select |       |  |        |         |

#### Description Bit Name

|  | 7:2 | Reserved | These bits are reserved and should be written with zeroes |
|--|-----|----------|---|
|--|-----|----------|---|

1:0 IRQ Pin Select The Interrupt Request Pin Select bits are used to determine the drive method of the IRQ pin.

11 = Open Source (IRQ asserted = 1, IRQ deasserted = Hi-Z)

10 = Open Drain (IRQ asserted = 0, IRQ deasserted = Hi-Z)

01 = CMOS (IRQ asserted = 1, IRQ deasserted = 0)

00 = CMOS Inverted (IRQasserted = 0, IRQ deasserted = 1)

Note:

3. The following Reg 0x04, bits 2:0 values are not valid:
001 – Not Valid
010 – Not Valid

011 – Not Valid
111 – Not Valid.



| Add      | r: 0x06     |       | REG_SER        | DES_CTL          |  | Default: 0x03 |  |  |
|----------|-------------|-------|----------------|------------------|--|---------------|--|--|
| 7        | 6 5 4 3 2 1 |       |                |                  |  | 0             |  |  |
|          | Rese        | erved |                | SERDES<br>Enable |  | EOF Length    |  |  |
|          |             |       | Figure 7-5. SE | RDES Control     |  |               |  |  |
| Bit Name | Descrip     | tion  |                |                  |  |               |  |  |

#### Bit Name

7:4 Reserved3 SERDES En

SERDES Enable The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode.

These bits are reserved and should be written with zeroes.

1 = SERDES enabled.

0 = SERDES disabled, bit-serial mode enabled.

When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage the timing required by the bit-serial mode.

2:0 EOF Length The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception.



|     | Addr:  | 0x07   |  | REG_R  | K_INT_EN   |                                     | Defaul           | t: 0x00     |  |  |  |
|-----|--|--|--|--|--|-------------------------------------|------------------|-------------|--|--|--|
|     | 7  | 6  | 5  | 4  | 3  | 2                                   | 1                | 0           |  |  |  |
| Un  | Underflow B Overflow B EOF B Full B Underflow A Overflow A   |  |  |  |  |                                     |                  | Full A      |  |  |  |
|     | Figure 7-6. Receive SERDES Interrupt Enable  |  |  |  |  |                                     |                  |             |  |  |  |
| Bit | Name   | Description  | า  |  |  |                                     |                  |             |  |  |  |
| 7   | Underflow I  | <ul> <li>B The Underflow B bit is used to enable the interrupt associated with an underflow condition with the Receive SERD Data B register (Reg 0x0B)</li> <li>1 = Underflow B interrupt enabled for Receive SERDES Data B</li> <li>0 = Underflow B interrupt disabled for Receive SERDES Data B</li> <li>An underflow condition occurs when attempting to read the Receive SERDES Data B register (Reg 0x0B) when it empty.</li> </ul> |  |  |  |                                     |                  |             |  |  |  |
| 6   | Overflow B   | B register (F<br>1 = Overf<br>0 = Overf<br>An overflow   | Reg 0x0B)<br>Iow B interrupt en<br>Iow B interrupt dis                   | abled for Receive<br>sabled for Receive<br>when new receive                      | pt associated with a<br>SERDES Data B<br>e SERDES Data B<br>ed data is written in  |                                     |                  |             |  |  |  |
| 5   | EOF B  |  |  |  |  |                                     |                  |             |  |  |  |
| 4   | Full B   | data placed<br>1 = Full B<br>0 = Full B<br>A Full B cor<br>register (Re  | in it.<br>interrupt enablec<br>interrupt disablec<br>indition occurs whe | I for Receive SEF<br>I for Receive SEF<br>en data is transfer<br>Id occur when a |  | nel B Receiver into                 | o the Receive SE | RDES Data B |  |  |  |
| 3   | Underflow /  | Data A regis<br>1 = Unde<br>0 = Unde   | ster (Reg 0x09)<br>rflow A interrupt e<br>rflow A interrupt d            | nabled for Receivisabled for Receivis  | rupt associated wit<br>ve SERDES Data A<br>ve SERDES Data A<br>g to read the Recei | A<br>A                              |                  |             |  |  |  |
| 2   |  |  |  |  |  |                                     |                  |             |  |  |  |
| 1   | <ul> <li>EOF A The End of Frame A bit is used to enable the interrupt associated with an End of Frame condition with the Receiver.</li> <li>1 = EOF A interrupt enabled for Channel A Receiver.</li> <li>0 = EOF A interrupt disabled for Channel A Receiver.</li> <li>The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one I detected, and then the number of invalid bits in a frame exceeds the number in the EOF length field. If 0 is length, an EOF condition will occur at the first invalid bit after a valid reception. This IRQ is cleared by reading</li> </ul> |  |  |  |  | one bit has been<br>If 0 is the EOF |                  |             |  |  |  |
| 0   | status register.   |  |  |  |  | o the Receive SEI                   | RDES Data A      |             |  |  |  |



|     | Addr:            | 0x08   |  | REG_RX_  | INT_STAT  |  | Defaul                               | t: 0x00                             |
|-----|------------------|--|--|--|---|--|--------------------------------------|-------------------------------------|
|     | 7                | 6  | 5  | 4  | 3   | 2  | 1                                    | 0                                   |
| ١   | /alid B          | Flow Violation<br>B  | EOF B  | Full B   | Valid A   | Flow Violation<br>A  | EOF A                                | Full A                              |
|     |                  |  | Figure 7   | -7. Receive SE   | RDES Interrupt  | Status <sup>[4]</sup>  |                                      |                                     |
| Bit | Name             | Descripti  | on   |  |   |  |                                      |                                     |
| 7   | Valid B          | 1 = All b<br>0 = Not<br>When data  | oits are valid for R<br>all bits are valid for<br>a is written into the  | eceive SERDES I<br>or Receive SERDI<br>Receive SERDE   | Data B.<br>ES Data B.   | Data B register (R<br>Reg 0x0B) this bit is<br>rrupt.  | <b>č</b> ,                           |                                     |
| 6   | Flow Violat<br>B | SERDES<br>1 = Over<br>0 = No o<br>Overflow o<br>the prior d                  | Data B register (R<br>flow/underflow int<br>verflow/underflow<br>conditions occur w<br>ata has been read                         | Reg 0x0B).<br>errupt pending for<br>interrupt pending<br>hen the radio load<br>d. Underflow cond                       | Receive SERDES<br>for Receive SERI<br>s new data into the<br>itions occur when                        | r underflow conditi<br>S Data B.<br>DES Data B.<br>Receive SERDES<br>trying to read the F<br>ading the Receive In  | Data B register (F<br>Receive SERDES | Reg 0x0B) before<br>Data B register |
| 5   | EOF B            | 1 = EOF<br>0 = No<br>An EOF c<br>specified i                                 | F interrupt pending<br>EOF interrupt pen<br>ondition occurs fo<br>n the SERDES Co  | g for Channel B.<br>ding for Channel I<br>r the Channel B R  | B.<br>leceiver when rece<br>g 0x06) elapse wit  | t has occurred on the begun and the begun an | then the numbe                       | r of bit times                      |
| 4   | Full B           | 1 = Rec<br>0 = No<br>A Full B c<br>register (F                               | eive SERDES Da<br>Receive SERDES<br>ondition occurs w  | ta B full interrupt  <br>Data B full interru<br>nen data is transfe<br>puld occur when a                               | pending.<br>upt pending.<br>erred from the Cha  | a B register (Reg 0<br>annel B Receiver in<br>eceived or when an   | to the Receive SI                    | ERDES Data B                        |
| 3   | Valid A          | 1 = All b<br>0 = Not<br>When data  | oits are valid for R<br>all bits are valid for<br>a is written into the  | eceive SERDES I<br>or Receive SERDI<br>e Receive SERDE   | Data A.<br>ES Data A.   | ES Data A Register<br>Reg 0x09) this bit is<br>rrupt.  |                                      |                                     |
| 2   | Flow Violat<br>A | ion The Flow<br>SERDES<br>1 = Over<br>0 = No o<br>Overflow o<br>the prior of | Violation A bit is u<br>Data A register (R<br>flow/underflow int<br>verflow/underflow<br>conditions occur w<br>ata has been read | used to signal whe<br>Reg 0x09).<br>errupt pending for<br>interrupt pending<br>hen the radio load<br>d. Underflow cond | ther an overflow of<br>Receive SERDE:<br>for Receive SERI<br>s new data into the<br>itions occur when | r underflow condition  | Data A register (I<br>Receive SERDES | Reg 0x09) before<br>Data A register |
| 1   | EOF A            | 1 = EOF<br>0 = No<br>An EOF c<br>specified i                                 | interrupt pending<br>EOF interrupt pen<br>ondition occurs fo<br>n the SERDES Comparison  | g for Channel A.<br>ding for Channel A<br>r the Channel A R  | A.<br>eceiver when rece<br>06) elapse without   | t has occurred on t<br>eive has begun and<br>any valid bits bein   | then the numbe                       | r of bit times                      |
| 0   | Full A           | 1 = Rec<br>0 = No<br>A Full A c<br>Register (                                | eive SERDES Da<br>Receive SERDES<br>ondition occurs wl   | ta A full interrupt  <br>Data A full interru<br>nen data is transfe<br>puld occur when a                               | pending.<br>upt pending.<br>erred from the Cha  | a A register (Reg 0<br>Innel A Receiver in<br>eceived or when ar   | to the Receive SI                    | ERDES Data A                        |

#### Note:

4. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These registers are read-only.



| Addr | : 0x09 |   | REG_RX | DATA_A |   | Defaul | t: 0x00 |  |  |  |  |  |
|------|--------|---|--------|--------|---|--------|---------|--|--|--|--|--|
| 7    | 6      | 5 | 4      | 3      | 2 | 1      | 0       |  |  |  |  |  |
| Data |        |   |        |        |   |        |         |  |  |  |  |  |

#### Figure 7-8. Receive SERDES Data A

## Bit Name Description

7:0 Data Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

| Addr | : 0x0A |   | REG_RX | _VALID_A |   | Defaul | t: 0x00 |  |  |  |  |  |  |  |
|------|--------|---|--------|----------|---|--------|---------|--|--|--|--|--|--|--|
| 7    | 6      | 5 | 4      | 3        | 2 | 1      | 0       |  |  |  |  |  |  |  |
|      | Valid  |   |        |          |   |        |         |  |  |  |  |  |  |  |

#### Figure 7-9. Receive SERDES Valid A

#### Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A.

If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x0A) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0C). This register is read-only.

| Addr: | 0x0B |   | REG_RX | _DATA_B |   | Defaul | t: 0x00 |  |  |  |  |  |  |
|-------|------|---|--------|---------|---|--------|---------|--|--|--|--|--|--|
| 7     | 6    | 5 | 4      | 3       | 2 | 1      | 0       |  |  |  |  |  |  |
| Data  |      |   |        |         |   |        |         |  |  |  |  |  |  |

#### Figure 7-10. Receive SERDES Data B

#### Bit Name Description

7:0 Data Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

#### Figure 7-11. Receive SERDES Valid B

| Addr: | 0x0C  |   | REG_RX | VALID_B |   | Defaul | t: 0x00 |  |  |  |  |  |  |  |
|-------|-------|---|--------|---------|---|--------|---------|--|--|--|--|--|--|--|
| 7     | 6     | 5 | 4      | 3       | 2 | 1      | 0       |  |  |  |  |  |  |  |
|       | Valid |   |        |         |   |        |         |  |  |  |  |  |  |  |

#### Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B.

If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). This register is read-only.



| Ad  | dr: 0x0D   |   |  | REG_TX              | LINT_EN            |                 | Defau             | lt: 0x00          |  |  |  |  |  |  |  |
|-----|--|---|--|---------------------|--------------------|-----------------|-------------------|-------------------|--|--|--|--|--|--|--|
|     | 7  | 6   | 5  | 4                   | 3                  | 2               | 1                 | 0                 |  |  |  |  |  |  |  |
|     |  | Rese  | erved  |                     | Underflow          | Overflow        | Done              | Empty             |  |  |  |  |  |  |  |
|     |  |   | Figure 7   | -12. Transmit S     | ERDES Interru      | pt Enable       |                   |                   |  |  |  |  |  |  |  |
| Bit | Name   | Description   |  |                     |                    |                 |                   |                   |  |  |  |  |  |  |  |
| 7:4 | Reserved   | These bits are  | reserved and sho   | ould be written wit | h zeroes.          |                 |                   |                   |  |  |  |  |  |  |  |
| 3   | Underflow The Underflow bit is used to enable the interrupt associated with an underflow condition associated with the Transmit SERDES Data register (Reg 0x0F)<br>1 = Underflow interrupt enabled.<br>0 = Underflow interrupt disabled.<br>An underflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F) does not a set of the transmit set of the trans |   |  |                     |                    |                 |                   |                   |  |  |  |  |  |  |  |
|     |  | have any data   |  | nen attempting to   | transmit while the | Transmit SERDES | Data register (Re | eg uxur) does not |  |  |  |  |  |  |  |
| 2   | Overflow   | register (0x0F)<br>1 = Overflow<br>0 = Overflow<br>An overflow co   | The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES Data register (0x0F).<br>1 = Overflow interrupt enabled.<br>0 = Overflow interrupt disabled.<br>An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F) before |                     |                    |                 |                   |                   |  |  |  |  |  |  |  |
| 1   | Done   | <ul> <li>the preceding data has been transferred to the transmit shift register.</li> <li>The Done bit is used to enable the interrupt that signals the end of the transmission of data.</li> <li>1 = Done interrupt enabled.</li> <li>0 = Done interrupt disabled.</li> <li>The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data and there is no more data for it to transmit.</li> </ul> |  |                     |                    |                 |                   |                   |  |  |  |  |  |  |  |
| 0   |  |   |  |                     |                    |                 |                   |                   |  |  |  |  |  |  |  |



|     | Addr:     | 0x0E   |  | REG_TX_            | INT_STAT      |           |      |       |  |  |  |  |  |  |  |  |  |  |
|-----|-----------|--|--|--------------------|---------------|-----------|------|-------|--|--|--|--|--|--|--|--|--|--|
|     | 7         | 6  | 5  | 4                  | 3             | 2         | 1    | 0     |  |  |  |  |  |  |  |  |  |  |
|     |           | Rese   | erved  | •                  | Underflow     | Overflow  | Done | Empty |  |  |  |  |  |  |  |  |  |  |
|     |           |  | Figure 7   | -13. Transmit S    | ERDES Interru | pt Status |      |       |  |  |  |  |  |  |  |  |  |  |
| Bit | Name      | Description  |  |                    |               |           |      |       |  |  |  |  |  |  |  |  |  |  |
| 7:4 | Reserved  | These bits are re  | eserved. This regi   | ster is read-only. |               |           |      |       |  |  |  |  |  |  |  |  |  |  |
| 3   | Underflow | 0x0F) has occur<br>1 = Underflow<br>0 = No Underf<br>This IRQ will ass<br>when the transm<br>0x0F). This will of                   |  |                    |               |           |      |       |  |  |  |  |  |  |  |  |  |  |
| 2   | Overflow  | has occurred.<br>1 = Overflow I<br>0 = No Overflo<br>This IRQ will ass<br>when the new da  | Interrupt Status register (Reg 0x0E).<br>The Overflow bit is used to signal when an overflow condition associated with the Transmit SERDES Data register (0x0F)<br>has occurred.<br>1 = Overflow Interrupt pending.<br>0 = No Overflow Interrupt pending.<br>This IRQ will assert during an overflow condition to the Transmit SERDES Data register (Reg 0x0F). An overflow occurs<br>when the new data is loaded into the Transmit SERDES Data register (Reg 0x0F) before the previous data has been sent.                              |                    |               |           |      |       |  |  |  |  |  |  |  |  |  |  |
| 1   | Done      | 1 = Done Inter<br>0 = No Done I<br>This IRQ will ass   | <ul> <li>This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E).</li> <li>The Done bit is used to signal the end of a data transmission.</li> <li>1 = Done Interrupt pending.</li> <li>0 = No Done Interrupt pending.</li> <li>This IRQ will assert when the data is finished sending a byte of data and there is no more data to be sent. This will only assert after the transmitter has transmitted as least one bit. This bit is cleared by reading the Transmit Interrupt Status register (Reg</li> </ul> |                    |               |           |      |       |  |  |  |  |  |  |  |  |  |  |
| 0   | Empty     | after the transmitter has transmitted as least one bit. This bit is cleared by reading the Transmit Interrupt Status register (Reg |  |                    |               |           |      |       |  |  |  |  |  |  |  |  |  |  |

Note:

5. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers are read-only.



| Addr | : 0x0F |   | REG_T | X_DATA |   | Defaul | t: 0x00 |  |  |  |  |  |  |  |
|------|--------|---|-------|--------|---|--------|---------|--|--|--|--|--|--|--|
| 7    | 6      | 5 | 4     | 3      | 2 | 1      | 0       |  |  |  |  |  |  |  |
|      | Data   |   |       |        |   |        |         |  |  |  |  |  |  |  |

## Figure 7-14. Transmit SERDES Data

#### Bit Name Description

7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

| Addr | : 0x10 |   | REG_T | K_VALID |   | Defaul | t: 0x00 |  |  |  |  |  |  |  |
|------|--------|---|-------|---------|---|--------|---------|--|--|--|--|--|--|--|
| 7    | 6      | 5 | 4     | 3       | 2 | 1      | 0       |  |  |  |  |  |  |  |
|      | Valid  |   |       |         |   |        |         |  |  |  |  |  |  |  |

## Figure 7-15. Transmit SERDES Valid

#### Bit Name Description

7:0 Valid<sup>[6]</sup> The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid.

1 = Valid transmit bit.

0 = Invalid transmit bit.

|                           |        | A      | ddr    | : 0x   | 11-1   | 8      |        |        |        |        |        |        |        | RE     | G_     | PN_    | CO     | DE     |        |        |        |        |        | (      | 0x1I   | E8B    |        | ault:<br>DEC |        | 3222   | 2      |
|---------------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------------|--------|--------|--------|
| 6<br>3                    | 6<br>2 | 6<br>1 | 6<br>0 | 5<br>9 | 5<br>8 | 5<br>7 | 5<br>6 | 5<br>5 | 5<br>4 | 5<br>3 | 5<br>2 | 5<br>1 | 5<br>0 | 4<br>9 | 4<br>8 | 4<br>7 | 4<br>6 | 4<br>5 | 4<br>4 | 4<br>3 | 4<br>2 | 4<br>1 | 4<br>0 | 3<br>9 | 3<br>8 | 3<br>7 | 3<br>6 | 3<br>5       | 3<br>4 | 3<br>3 | 3<br>2 |
| Address 0x18 Address 0x18 |        |        |        |        |        | Ac     | Idres  | s Ox   | 17     |        |        |        |        | Ac     | Idres  | s Ox   | 16     |        |        |        |        | Ac     | Idres  | s Ox   | 15     |        |        |              |        |        |        |

## Figure 7-16. PN Code

| 3<br>1 | 3<br>0 | 2<br>9 | 2<br>8                                 | 2<br>7 | 2<br>6 | 2<br>5 | 2<br>4 | 2<br>3 | 2<br>2 | 2<br>1 | 2<br>0 | 1<br>9 | 1<br>8 | 1<br>7 | 1<br>6 | 1<br>5 | 1<br>4 | 1<br>3 | 1<br>2 | 1<br>1 | 1<br>0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------|--------|--|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---|---|---|---|---|---|---|---|---|---|
|        |        | Ac     | Address 0x14 Address 0x13 Address 0x12 |        |        |        |        |        |        |        |        | Ac     | ddres  | s Ox   | 11     |        |        |        |        |        |        |   |   |   |   |   |   |   |   |   |   |

## Bit Name Description

63:0 PN Codes The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32 chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64 chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air order is bit 0 followed by bit 1... followed by bit 62, followed by bit 63.

Note:

6. Note: The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.



| Addr:    | 0x19 |   | REG_THR | ESHOLD_L      |   | Defaul | t: 0x08 |
|----------|------|---|---------|---------------|---|--------|---------|
| 7        | 6    | 5 | 4       | 3             | 2 | 1      | 0       |
| Reserved |      |   |         | Threshold Low |   |        |         |
|          |      |   |         |               |   |        |         |

## Figure 7-17. Threshold Low

| Bit | Name | Description |
|-----|------|-------------|
|     |      |             |

7 Reserved6:0 Threshold Low

This bit is reserved and should be written with zero.

The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value '0'. A perfect reception of a data bit of '0' with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

| Addr: 0x1A |   |   | REG_THRI    | ESHOLD_H       | Default: 0x38 |  |  |
|------------|---|---|-------------|----------------|---------------|--|--|
| 7          | 6 | 5 | 5 4 3 2 1 0 |                |               |  |  |
| Reserved   |   |   |             | Threshold High |               |  |  |

#### Figure 7-18. Threshold High

# BitNameDescription7ReservedThis bit is reserved and should be written with zero.6:0Threshold HighThe Threshold High value is used to determine the number of matched chips allowed when attempting to correlate<br/>a single data bit of value '1'. A perfect reception of a data bit of '1' with a 64 chips/bit or a 32 chips/bit PN code would<br/>result in 64 chips/bit or 32 ch

| Addr: 0x1C |          |   | REG_W   | AKE_EN | Default: 0x00 |  |                    |
|------------|----------|---|---------|--------|---------------|--|--------------------|
| 7          | 6        | 5 | 5 4 3 2 |        |               |  | 0                  |
|            | Reserved |   |         |        |               |  | Wakeup En-<br>able |

#### Figure 7-19. Wake Enable

#### Bit Name

- 7:1 Reserved These bits are reserved and should be written with zeroes.
- 0 Wakeup Enable Wakeup interrupt enable.
  - 0 = disabled
  - 1 = enabled

Description

A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.



| Addr:    | 0x1D |           | REG_WA | Default: 0x01 |  |               |   |
|----------|------|-----------|--------|---------------|--|---------------|---|
| 7        | 6    | 5 4 3 2 1 |        |               |  |               | 0 |
| Reserved |      |           |        |               |  | Wakeup Status |   |
|          |      |           |        |               |  |               |   |

## Figure 7-20. Wake Status

Bit Description Name

7:1

0

These bits are reserved. This register is read-only. Reserved

Wakeup Status Wakeup status.

0 = Wake interrupt not pending 1 = Wake interrupt pending

This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.

| Addr     | 0x20                 |                    | REG_ANA  | Default: 0x00 |                     |           |       |
|----------|----------------------|--------------------|----------|---------------|---------------------|-----------|-------|
| 7        | 6                    | 5                  | 4        | 3             | 2                   | 1         | 0     |
| Reserved | Reg Write<br>Control | MID Read<br>Enable | Reserved | Reserved      | PA Output<br>Enable | PA Invert | Reset |

Figure 7-21. Analog Control

| Bit | Name              | Description  |
|-----|-------------------|--|
| 7   | Reserved          | This bit is reserved and should be written with zero.  |
| 6   | Reg Write Control | Enables write access to Reg 0x2E and Reg 0x2F.<br>1 = Enables write access to Reg 0x2E and Reg 0x2F<br>0 = Reg 0x2E and Reg 0x2F are read-only   |
| 5   | MID Read Enable   | The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F).<br>Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when reading<br>the contents of the Manufacturing ID register (Reg 0x3C-0x3F).<br>1 = Enables read of MID registers<br>0 = Disables read of MID registers |
| 4:3 | Reserved          | These bits are reserved and should be written with zeroes.   |
| 2   | PA Output Enable  | The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power amplifier.<br>1 = PA Control Output Enabled on PACTL pin<br>0 = PA Control Output Disabled on PACTL pin   |
| 1   | PA Invert         | The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PA Output Enable bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed.<br>1 = PACTL active low<br>0 = PACTL active high  |
| 0   | Reset             | The Reset bit is used to generate a self-clearing device reset.<br>1 = Device Reset. All registers are restored to their default values.<br>0 = No Device Reset.   |



| Addr: 0x21           |               |  | REG_CI | HANNEL |  | Default: 0x00 |   |  |
|----------------------|---------------|--|--------|--------|--|---------------|---|--|
| 7                    | 6 5 4 3 2 1 ( |  |        |        |  |               | 0 |  |
| Reserved             | Channel       |  |        |        |  |               |   |  |
| Figure 7-22. Channel |               |  |        |        |  |               |   |  |

#### -

#### Bit Name Description

7 Reserved This bit is reserved and should be written with zero.

6:0 Channel The Channel register (Reg 0x21) is used to determine the Synthesizer frequency. A value of 2 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479GHz. The channels are separated from each other by 1 MHz intervals.

Limit application usage to channels 2-79 to adhere to FCC regulations. FCC regulations require that channels 0 and 1 and any channel greater than 79 be avoided. Use of other channels may be restricted by other regulatory agencies. The application MCU must ensure that this register is modified before transmitting data over the air for the first time.

| Addr: 0x22 |       |       | REG         | RSSI | Default: 0x00 |  |  |  |
|------------|-------|-------|-------------|------|---------------|--|--|--|
| 7          | 6     | 5     | 5 4 3 2 1 0 |      |               |  |  |  |
| Rese       | erved | Valid |             |      | RSSI          |  |  |  |

Figure 7-23. Receive Signal Strength Indicator (RSSI)<sup>[7]</sup>

#### Bit Name Description

7:6 Reserved These bits are reserved. This register is read-only.

5 Valid The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only. 1 = RSSI value is valid 0 = RSSI value is invalid

4:0 RSSI The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only value with the higher values indicating stronger received signals meaning more reliable transmissions.

| Addr | : 0x23 |          | REG | i_PA    | Default: 0x00 |   |   |
|------|--------|----------|-----|---------|---------------|---|---|
| 7    | 6      | 5        | 4   | 3       | 2             | 1 | 0 |
|      |        | Reserved |     | PA Bias |               |   |   |

#### Figure 7-24. PA Bias

#### Bit Name Description

7:3 Reserved These bits are reserved and should be written with zeroes.

2:0 PA Bias The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended.

#### Note:

7. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section 4.7 for more details.



| Addr: 0x24 |                       |                       |  | REG_CRYSTAL_ADJ        |                             |   |   |                    | Default: 0x00  |  |  |
|------------|-----------------------|-----------------------|--|------------------------|-----------------------------|---|---|--------------------|--|--|--|
|            | 7                     | 6                     | 5 4 3 2  |                        |                             |   |   | 1                  | 0  |  |  |
| R          | Reserved              | Clock Outp<br>Disable |  |                        |                             |   |   |                    |  |  |  |
|            |                       |                       |  | Fig                    | ure 7-25. (                 | Crystal Adjust                            |   |                    |  |  |  |
| Bit        | Name                  | D                     | Description  |                        |                             |   |   |                    |  |  |  |
| 7          | Reserved              | TI                    | This bit is reserved and should be written with zero.  |                        |                             |   |   |                    |  |  |  |
| 6          | Clock Outp<br>Disable |                       | The Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin.<br>1 = No 13 MHz clock driven externally.<br>0 = 13 MHz clock driven externally.  |                        |                             |   |   |                    |  |  |  |
|            |                       | 5-<br>in              | -13n. By default th  | e 13 MHz<br>13th chanr | clock outpu<br>nel beginnin | ut pin is enabled. T<br>g with 2.405GHz c |   | r adjusting the 13 | dBm on channels<br>3 MHz clock, but it<br>ed that the 13 MHz |  |  |
| 5:0        | Crystal Adj           | in                    | The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal. Eacl increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total range is 8 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an additional 1-2 pF. |                        |                             |   |   | total range is 8.5 |  |  |  |
|            | Addr                  | 0x26                  |  | REG_VCO_CAL            |                             |   |   |                    | Default: 0x00  |  |  |
|            | 7                     | e                     | 5  |                        | 1                           | 2   | 2 | 1                  | 0  |  |  |

| Addr     | : 0x26    |   | REG_V | Default: 0x00 |   |   |   |
|----------|-----------|---|-------|---------------|---|---|---|
| 7        | 6         | 5 | 4     | 3             | 2 | 1 | 0 |
| VCO Slop | pe Enable |   |       |               |   |   |   |

## Figure 7-26. VCO Calibration

| Bit | Name                             | Description  |
|-----|----------------------------------|--|
| 7:6 | VCO Slope Enable<br>(Write-Only) | The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically added to the VCO.   |
|     |                                  | <ul> <li>11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization.</li> <li>10 = -2/+3 VCO adjust.</li> <li>01 = Reserved.</li> <li>00 = No VCO adjust.</li> <li>These bits are undefined for read operations.</li> </ul> |
| 5:0 | Reserved                         | These bits are reserved and should be written with zeroes.   |

| Addr                 | 0x2E |   | REG_P | WR_CTL   |   | Defaul | t: 0x00 |
|----------------------|------|---|-------|----------|---|--------|---------|
| 7                    | 6    | 5 | 4     | 3        | 2 | 1      | 0       |
| Reg Power<br>Control |      |   |       | Reserved |   |        |         |

## Figure 7-27. Reg Power Control

BitNameDescription7Reg Power<br/>ControlWhen set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6=1 to enable writes<br/>to Reg 0x2E. The application MCU must set this bit during initialization.

**6:0** Reserved These bits are reserved and should be written with zeroes.



Addr: 0x2F

Default: 0x00

|         | 7                       | 6               | 5                    | 4                               | 3                    | 2                   | 1                   | 0                 |
|---------|-------------------------|-----------------|----------------------|---------------------------------|----------------------|---------------------|---------------------|-------------------|
|         | rier Detect<br>Override |                 |                      |                                 | Reserved             |                     |                     |                   |
|         |                         |                 |                      | Figure 7-28.                    | Carrier Detect       |                     |                     |                   |
| Bit     | Name                    | D               | escription           |                                 |                      |                     |                     |                   |
| 7       | Carrier Det             | tect Override W | /hen set, this bit o | verrides carrier de             | etect. The user mus  | st set Reg 0x20, bi | it 6=1 to enable wr | ites to Reg 0x2F. |
| 6:0     | Reserved                | Т               | hese bits are rese   | erved and should b              | be written with zero | bes.                |                     |                   |
|         |                         |                 |                      |                                 |                      |                     |                     |                   |
|         |                         |                 |                      |                                 |                      |                     |                     |                   |
|         | Addr:                   | 0x32            |                      | REG_CLOC                        | K_MANUAL             |                     | Defaul              | t: 0x00           |
|         | Addr:                   | <b>0x32</b>     | 5                    | REG_CLOC                        | K_MANUAL             | 2                   | Defaul              | <b>t: 0x00</b>    |
|         |                         |                 | 5                    | 4                               |                      | 2                   | Defaul<br>1         |                   |
|         |                         |                 | 5                    | 4<br>Manual Clo                 | 3                    | 2                   | Defaul<br>1         |                   |
| Bit     |                         |                 | 5<br>Description     | 4<br>Manual Clo                 | 3<br>ck Overrides    | 2                   | Defaul<br>1         |                   |
| Bit 7:0 | 7<br>Name               |                 | Description          | 4<br>Manual Clo<br>Figure 7-29. | 3<br>ck Overrides    |                     | 1                   |                   |
| Bit     | 7                       |                 |                      | 4<br>Manual Clo                 | 3<br>ck Overrides    | 2                   | Defaul<br>1         |                   |

**REG\_CARRIER\_DETECT** 

| Addr | : 0x33 |   | REG_CLOC   | K_ENABLE    |   | Default: 0x00           2         1         0 |   |  |
|------|--------|---|------------|-------------|---|---|---|--|
| 7    | 6      | 5 | 4          | 3           | 2 | 1   | 0 |  |
|      |        |   | Manual Clo | ock Enables |   |   |   |  |

## Figure 7-30. Clock Enable

#### Bit Name Description

7:0 Manual Clock Enables This register must be written with 0x41 after reset for correct operation

| Addr | : 0x38 |   | REG_SYN_ | LOCK_CNT |   | Defaul | t: 0x64 |
|------|--------|---|----------|----------|---|--------|---------|
| 7    | 6      | 5 | 4        | 3        | 2 | 1      | 0       |
|      |        |   | Co       | unt      |   |        |         |

## Figure 7-31. Synthesizer Lock Count

#### Bit Name Description

Determines the length of delay in  $2\mu$ s increments for the synthesizer to lock when auto synthesizer is enabled via Control register (0x03, bit 1=0) and not using the PLL lock signal. The default register setting is typically sufficient. 7:0 Count

|        |        | Α      | ddr    | : 0x3  | 3 <b>C-</b> 3 | ßF     |        |        |        |        |        |        |        |        | RE     | G_N    | /ID    |        |        |        |        |   |   |   |   |    |       |      |    |   |   |
|--------|--------|--------|--------|--------|---------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---|---|---|---|----|-------|------|----|---|---|
| 3<br>1 | 3<br>0 | 2<br>9 | 2<br>8 | 2<br>7 | 2<br>6        | 2<br>5 | 2<br>4 | 2<br>3 | 2<br>2 | 2<br>1 | 2<br>0 | 1<br>9 | 1<br>8 | 1<br>7 | 1<br>6 | 1<br>5 | 1<br>4 | 1<br>3 | 1<br>2 | 1<br>1 | 1<br>0 | 9 | 8 | 7 | 6 | 5  | 4     | 3    | 2  | 1 | 0 |
|        |        | Ac     | Idres  | s Ox   | 3F            |        |        |        |        | Ac     | Idres  | s Ox   | 3E     |        |        |        |        | Ad     | ldres  | s Ox   | 3D     |   |   |   |   | Ad | ldres | s 0x | 3C |   |   |

#### Figure 7-32. Manufacturing ID

Description Bit Name 31:30 Address[31:30] These bits are read back as zeroes. These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg 0x20, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). This register is read-only. 29:0 Address[29:0]




# 8.0 Pin Definitions

## Table 8-1. Pin Description Table for the CYWUSB6932/CYWUSB6934

| Pin QFN  | Name   | Туре         | Default | Description  |
|--|--------|--------------|---------|--|
| 46   | RFIN   | Input        | Input   | RF Input. Modulated RF signal received (CYWUSB6934 only).  |
| 5  | RFOUT  | Output       | N/A     | RF Output. Modulated RF signal to be transmitted.  |
| 38   | X13    | Input        | N/A     | Crystal Input. (refer to Section 4.6).   |
| 35   | X13IN  | Input        | N/A     | Crystal Input. (refer to Section 4.6).   |
| 26   | X13OUT | Output/Hi-Z  | Output  | System Clock. Buffered 13-MHz system clock.  |
| 33   | PD     | Input        | N/A     | <b>Power Down</b> . Asserting this input (low), will put the CYWUSB6932/CYWUSB6934 in the Suspend Mode (X13OUT is 0 when PD is Low). |
| 14   | RESET  | Input        | N/A     | Active LOW Reset. Device reset.  |
| 34   | PACTL  | I/O          | Input   | PACTL. External Power Amplifier control. Pull-down or make output.   |
| 20   | DIO    | I/O          | Input   | Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.   |
| 19   | DIOVAL | I/O          | Input   | Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.  |
| 21   | IRQ    | Output /Hi-Z | Output  | IRQ. Interrupt and SERDES Bypass Mode DIOCLK.  |
| 23   | MOSI   | Input        | N/A     | Master-Output-Slave-Input Data. SPI data input pin.  |
| 24   | MISO   | Output/Hi-Z  | Hi-Z    | Master-Input-Slave-Output Data. SPI data output pin.   |
| 25   | SCK    | Input        | N/A     | SPI Input Clock. SPI clock.  |
| 22   | SS     | Input        | N/A     | Slave Select Enable. SPI enable.   |
| 6, 9, 16, 28,<br>29, 32, 41,<br>42, 44, 45   | VCC    | VCC          | Н       | $V_{CC} = 2.7V$ to 3.6V.   |
| 13   | GND    | GND          | L       | Ground = 0V.   |
| 1, 2, 3, 4, 7,<br>8, 10, 11,<br>12, 15, 17,<br>18, 27, 30,<br>31, 36, 37,<br>39, 40, 43,<br>47, 48 | NC     | N/A          | N/A     | Must be tied to Ground.  |
| Exposed<br>Paddle  | GND    | GND          | L       | Must be tied to Ground.  |



# CYWUSB6934/CYWUSB6932 Top View\*



\* E-PAD BOTTOM SIDE

\*\* CYWUSB6934 Only

Figure 8-1. CYWUSB6934/CYWUSB6932, 48 QFN - Top View



#### 9.0 **Absolute Maximum Ratings**

| Storage Temperature                               | –65°C to +150°C                |
|---|--------------------------------|
| Ambient Temperature with Power Applied            | –55°C to +125°C                |
| Supply Voltage on V <sub>CC</sub> relative to VSS | –0.3V to +3.9V                 |
| DC Voltage to Logic Inputs <sup>[8]</sup>         | –0.3V to V <sub>CC</sub> +0.3V |
| DC Voltage applied to<br>Outputs in High-Z State  | –0.3V to V <sub>CC</sub> +0.3V |
| Static Discharge Voltage (Digital) <sup>[9]</sup> |                                |
| Static Discharge Voltage (RF) <sup>[9]</sup>      | 500V                           |
| Latch-up Current                                  | +200 mA, –200 mA               |

#### 10.0 **Operating Conditions**

| V <sub>CC</sub> (Supply Voltage)                   |                |
|--|----------------|
| T <sub>A</sub> (Ambient Temperature Under Bias)    | 0°C to +70°C   |
| Ground Voltage                                     | 0V             |
| F <sub>OSC</sub> (Oscillator or Crystal Frequency) | 13 MHz ±50 ppm |

#### 11.0 **DC Characteristics** (over the operating range)

## Table 11-1. DC Parameters

| Parameter                       | Description   | Conditions                   | Min.                 | <b>Typ.</b> <sup>[11]</sup> | Max.                          | Unit |
|---------------------------------|---|------------------------------|----------------------|-----------------------------|-------------------------------|------|
| V <sub>CC</sub>                 | Supply Voltage  |                              | 2.7                  | 3.0                         | 3.6                           | V    |
| V <sub>OH1</sub>                | Output High Voltage condition 1                                 | At $I_{OH} = -100.0 \mu A$   | V <sub>CC</sub> -0.1 | V <sub>CC</sub>             |                               | V    |
| V <sub>OH2</sub>                | Output High Voltage condition 2                                 | At I <sub>OH</sub> = -2.0 mA | 2.4                  | 3.0                         |                               | V    |
| V <sub>OL</sub>                 | Output Low Voltage  | At I <sub>OL</sub> = 2.0 mA  |                      | 0.0                         | 0.4                           | V    |
| V <sub>IH</sub>                 | Input High Voltage  |                              | 2.0                  |                             | V <sub>C</sub> <sup>[10</sup> | V    |
| V <sub>IL</sub>                 | Input Low Voltage   |                              | -0.3                 |                             | 0.8                           | V    |
| IIL                             | Input Leakage Current   | $0 < V_{IN} < V_{CC}$        | -1                   | 0.26                        | +1                            | μA   |
| C <sub>IN</sub>                 | Pin Input Capacitance (except X13, X13IN, RFIN)                 |                              |                      | 3.5                         | 10                            | pF   |
| I <sub>Sleep</sub>              | Current consumption during power-down mode                      | PD = LOW                     |                      | 0.24                        | 10                            | μA   |
| IDLE I <sub>CC</sub>            | Current consumption without synthesizer                         | PD = HIGH                    |                      | 3                           |                               | mA   |
| STARTUP I <sub>CC</sub>         | ICC from PD high to oscillator stable.                          |                              |                      | 1.8                         |                               | mA   |
| TX AVG I <sub>CC1</sub>         | Average transmitter current consumption <sup>[12]</sup>         | no handshake                 |                      | 5.9                         |                               | mA   |
| TX AVG I <sub>CC2</sub>         | Average transmitter current consumption <sup>[13]</sup>         | with handshaking             |                      | 8.1                         |                               | mA   |
| RX I <sub>CC (PEAK)</sub>       | Current consumption during receive                              |                              |                      | 57.7                        |                               | mA   |
| TX I <sub>CC (PEAK)</sub>       | Current consumption during transmit                             |                              |                      | 69.1                        |                               | mA   |
| SYNTH SETTLE<br>I <sub>CC</sub> | Current consumption with Synthesizer on, No Transmit or Receive |                              |                      | 28.7                        |                               | mA   |

Notes:

<sup>8.</sup> It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA. This can't be done during power down mode. AC timing not guaranteed.
9. Human Body Model (HBM).
10. It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA.
11. Typ. values measured with Vcc = 3.0V @ 25°C
12. Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 1-way protocol.
13. Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 2-way protocol.



#### 12.0 AC Characteristics<sup>[14]</sup>

# Table 12-1. SPI Interface<sup>[16]</sup>

| Parameter  | Description  | Min.               | Тур. | Max.                | Unit |
|--|--|--------------------|------|---------------------|------|
| t <sub>SCK_CYC</sub>                             | SPI Clock Period   | 476                |      |                     | ns   |
| t <sub>SCK_HI</sub> (BURST READ) <sup>[15]</sup> | SPI Clock High Time  | 238                |      |                     | ns   |
| t <sub>SCK_HI</sub>                              | SPI Clock High Time  | 158                |      |                     | ns   |
| t <sub>SCK_LO</sub>                              | SPI Clock Low Time   | 158                |      |                     | ns   |
| t <sub>DAT_SU</sub>                              | SPI Input Data Set-up Time   | 10                 |      |                     | ns   |
| t <sub>DAT_HLD</sub>                             | SPI Input Data Hold Time   | 97 <sup>[16]</sup> |      |                     | ns   |
| t <sub>DAT_VAL</sub>                             | SPI Output Data Valid Time   | 77 <sup>[16]</sup> |      | 174 <sup>[16]</sup> | ns   |
| t <sub>SS_SU</sub>                               | SPI Slave Select Set-up Time before first positive edge of SCK <sup>[17]</sup> | 250                |      |                     | ns   |
| t <sub>SS_HLD</sub>                              | SPI Slave Select Hold Time after last negative edge of SCK                     | 80                 |      |                     | ns   |





Figure 12-1. SPI Timing Diagram



## Figure 12-2. SPI Burst Read Every 9th SCK HI Stretch Timing Diagram


#### Notes:

- AC values are not guaranteed if voltages on any pin exceed Vcc.
   This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only.
- 16. For  $F_{OSC}$  = 13 MHz ±50ppm, 3.3v @ 25°C. 17. SCK must start low, otherwise the success of SPI transactions are not guaranteed.



## Table 12-2. DIO Interface

| Parameter                  | Description                              |       |      |      |      |
|----------------------------|--|-------|------|------|------|
| Transmit                   |  | Min.  | Тур. | Max. | Unit |
| t <sub>TX_DIOVAL_SU</sub>  | DIOVAL Set-up Time                       | 2.1   |      |      | μs   |
| t <sub>TX_DIO_SU</sub>     | DIO Set-up Time                          | 2.1   |      |      | μs   |
| t <sub>TX_DIOVAL_HLD</sub> | DIOVAL Hold Time                         | 0     |      |      | μs   |
| t <sub>TX_DIO_HLD</sub>    | DIO Hold Time                            | 0     |      |      | μs   |
| t <sub>TX_IRQ_HI</sub>     | Minimum IRQ High Time - 32 chips/bit DDR |       | 8    |      | μs   |
|                            | Minimum IRQ High Time - 32 chips/bit     |       | 16   |      | μs   |
|                            | Minimum IRQ High Time - 64 chips/bit     |       | 32   |      | μs   |
| t <sub>TX_IRQ_LO</sub>     | Minimum IRQ Low Time - 32 chips/bit DDR  |       | 8    |      | μs   |
|                            | Minimum IRQ Low Time - 32 chips/bit      |       | 16   |      | μs   |
|                            | Minimum IRQ Low Time - 64 chips/bit      |       | 32   |      | μs   |
| Receive                    |  | Min.  | Тур. | Max. | Unit |
| t <sub>RX_DIOVAL_VLD</sub> | DIOVAL Valid Time - 32 chips/bit DDR     | -0.01 |      | 6.1  | μs   |
|                            | DIOVAL Valid Time - 32 chips/bit         | -0.01 |      | 8.2  | μs   |
|                            | DIOVAL Valid Time - 64 chips/bit         | -0.01 |      | 16.1 | μs   |
| t <sub>RX_DIO_VLD</sub>    | DIO Valid Time - 32 chips/bit DDR        | -0.01 |      | 6.1  | μs   |
|                            | DIO Valid Time - 32 chips/bit            | -0.01 |      | 8.2  | μs   |
|                            | DIO Valid Time - 64 chips/bit            | -0.01 |      | 16.1 | μs   |
| t <sub>RX_IRQ_HI</sub>     | Minimum IRQ High Time - 32 chips/bit DDR |       | 1    |      | μs   |
|                            | Minimum IRQ High Time - 32 chips/bit     |       | 1    |      | μs   |
|                            | Minimum IRQ High Time - 64 chips/bit     |       | 1    |      | μs   |
| t <sub>RX_IRQ_LO</sub>     | Minimum IRQ Low Time - 32 chips/bit DDR  |       | 8    |      | μs   |
|                            | Minimum IRQ Low Time - 32 chips/bit      |       | 16   |      | μs   |
|                            | Minimum IRQ Low Time - 64 chips/bit      |       | 32   |      | μs   |



## Figure 12-3. DIO Receive Timing Diagram




Figure 12-4. DIO Transmit Timing Diagram



#### 12.1 **Radio Parameters**

## Table 12-3. Radio Parameters

| Parameter Description  | Conditions   | Min.       | Тур.        | Max.                           | Unit |
|--|--|------------|-------------|--------------------------------|------|
| RF Frequency Range   | [19]   | 2.400      |             | 2.483                          | GHz  |
| Radio Receiver (T = 25°C, $V_{CC}$ = 3.3V, fosc = 13.000 MHz, X            | 13OUT off, 64 chips/bit, Threshold Low = 8, Three  | shold Higi | n = 56, BER | <u>&lt;</u> 10 <sup>−3</sup> ) |      |
| Sensitivity  |  |            | -90         |                                | dBm  |
| Maximum Received Signal  |  | -20        | -10         |                                | dBm  |
| RSSI value for PWR <sub>in</sub> > -40 dBm                                 |  |            | 28 - 31     |                                |      |
| RSSI value for PWR <sub>in</sub> < -95 dBm                                 |  |            | 0 -10       |                                |      |
| Interference Performance   |  |            |             | 1                              |      |
| Co-channel Interference rejection<br>Carrier-to-Interference (C/I)         | C = -60 dBm  |            | 11          |                                | dB   |
| Adjacent (1 MHz) channel selectivity C/I 1 MHz                             | C = -60 dBm  |            | 3           |                                | dB   |
| Adjacent (2 MHz) channel selectivity C/I 2 MHz                             | C = -60 dBm  |            | -30         |                                | dB   |
| Adjacent ( $\geq$ 3 MHz) channel selectivity C/I $\geq$ 3 MHz              | C = -67 dBm  |            | -40         |                                | dB   |
| Image <sup>[21]</sup> Frequency Interference, C/I Image                    | C = -67 dBm  |            | -20         |                                | dB   |
| Adjacent (1 MHz) interference to in-band image frequency, C/I image ±1 MHz | C = -67 dBm  |            | -25         |                                | dB   |
| Out-of-Band Blocking Interference Signal Freque                            | ncy  | 1          |             | 1                              |      |
| 30 MHz – 2399 MHz, except (FO/N & FO/N±1 MHz) <sup>[18</sup>               | C = -67 dBm  |            | -30         |                                | dBm  |
| 2498 MHz – 12.75 GHz, except (FO*N & FO*N±1 MHz) <sup>[18]</sup>           | C = -67 dBm  |            | -20         |                                | dBm  |
| Intermodulation  | $C = -64 \text{ dBm}, \Delta f = 5,10 \text{ MHz}$ |            | -39         |                                | dBm  |
| Spurious Emission  |  |            |             |                                |      |
| 30 MHz – 1 GHz   |  |            |             | -57                            | dBm  |
| 1 GHz – 12.75 GHz except (4.8 GHz - 5.0 GHz)                               |  |            |             | -54                            | dBm  |
| 4.8 GHz – 5.0 GHz  |  |            |             | -40 <sup>[20]</sup>            | dBm  |
| Radio Transmitter (T = 25°C, V <sub>CC</sub> = 3.3V, fosc = 13.000 MHz     | z)   |            |             |                                |      |
| Maximum RF Transmit Power  | PA = 7   |            | 0           |                                | dBm  |
| RF Power Control Range   |  |            | 30          |                                | dB   |
| RF Power Range Control Step Size   | seven steps, monotonic                             |            | 4.3         |                                | dB   |
| Frequency Deviation  | PN Code Pattern 10101010                           |            | 270         |                                | kHz  |
| Frequency Deviation  | PN Code Pattern 11110000                           |            | 320         |                                | kHz  |
| Zero Crossing Error  |  |            | ±125        |                                | ns   |
| Occupied Bandwidth   | 100-kHz resolution bandwidth, -6 dBc               | 500        |             |                                | kHz  |
| Initial Frequency Offset   |  |            | ±75         |                                | kHz  |
| In-band Spurious   |  |            |             |                                |      |
| Second Channel Power (±2 MHz)  |  |            |             | -30                            | dBm  |
| ≥ Third Channel Power (≥3 MHz)   |  |            |             | -40                            | dBm  |
| Non-Harmonically Related Spurs   |  |            |             |                                | İ    |
| 30 MHz – 12.75 GHz   |  |            |             | -54                            | dBm  |
| Harmonic Spurs   |  |            |             |                                |      |
| Second Harmonic  |  |            |             | -28                            | dBm  |
| Third Harmonic   |  |            |             | -25                            | dBm  |
| Fourth and Greater Harmonics   |  |            |             | -42                            | dBm  |

Notes:


FO = Tuned Frequency, N = Integer.
 Subject to regulation.
 Antenna matching network and antenna will attenuate the output signal at these frequencies to meet regulatory requirements.
 Image frequency is +4 MHz from desired channel (2 MHz low IF, high side injection).




#### 12.2 **Power Management Timing**

| Table 12-4. Power Management Timing (The values below are dependent upon oscillator network component selection) <sup>[2</sup> |
|--|
|--|

| Parameter             | Description  | Conditions             | Min. | Тур  | Max. | Unit |
|-----------------------|--|------------------------|------|------|------|------|
| t <sub>PDN_X13</sub>  | Time from PD deassert to X13OUT  |                        |      | 2000 |      | μs   |
| t <sub>SPI_RDY</sub>  | Time from oscillator stable to start of SPI transactions                   |                        | 1    |      |      | μs   |
| t <sub>PWR_RST</sub>  | Power On to RESET deasserted   | V <sub>cc</sub> @ 2.7V | 1300 |      |      | μs   |
| t <sub>RST</sub>      | Minimum RESET asserted pulse width   |                        | 1    |      |      | μs   |
| t <sub>PWR_PD</sub>   | Power On to PD deasserted <sup>[22]</sup>                                  |                        | 1300 |      |      | μs   |
| t <sub>WAKE</sub>     | PD deassert to clocks running <sup>[23]</sup>                              |                        |      | 2000 |      | μs   |
| t <sub>PD</sub>       | Minimum PD asserted pulse width  |                        | 10   |      |      | μs   |
| t <sub>SLEEP</sub>    | PD assert to low power mode  |                        |      | 50   |      | ns   |
| t <sub>WAKE_INT</sub> | PD deassert to IRQ <sup>[24]</sup> assert (wake interrupt) <sup>[25]</sup> |                        |      | 2000 |      | μs   |
| t <sub>STABLE</sub>   | PD deassert to clock stable  | to within ±10 ppm      |      | 2100 |      | μs   |
| t <sub>STABLE2</sub>  | IRQ assert (wake interrupt) to clock stable                                | to within ±10 ppm      |      | 2100 |      | us   |



## Figure 12-5. Power On Reset/Reset Timing




## Figure 12-6. Sleep / Wake Timing

#### Notes:

- 22.
- 23. 24.
- The PD pin must be asserted at power up to ensure proper crystal startup. When X13OUT is enabled. Both the polarity and the drive method of the IRQ pin are programmable. See page 9 for more details. Figure 12-6 illustrates default values for the Configuration register (Reg 0x05, bits 1:0). A wakeup event is triggered when the PD pin is deasserted. Figure 12-6 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register (Reg 0x1C, bit 0=1). Measured with CTS ATXN6077A crystal. 25.
- 26.



# 12.3 AC Test Loads and Waveforms for Digital Pins






## 13.0 Ordering Information

## Table 13-1. Ordering Information

| Part Number       | Radio       | Package Name | Package Type                            | Operating Range |
|-------------------|-------------|--------------|---|-----------------|
| CYWUSB6932-48LFXC | Transmitter | 48 QFN       | 48 Quad Flat Package No Leads Lead-Free | Commercial      |
| CYWUSB6934-48LFXC | Transceiver | 48 QFN       | 48 Quad Flat Package No Leads Lead-Free | Commercial      |

## 14.0 Package Description



## Figure 14-1. 48-pin Lead-Free QFN 7 x 7 mm LY48

The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 209 mils  $\times$  209 mils (width x length).

This document is subject to change, and may be found to contain errors of omission or changes in parameters. For feedback or technical support regarding Cypress WirelessUSB products please contact Cypress at www.cypress.com. WirelessUSB, PSoC, and enCoRe are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

#### Document 38-16007 Rev. \*G

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support, life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress



# **Document History Page**

|      | Document Title: CYWUSB6932/CYWUSB6934 WirelessUSB™ LS 2.4-GHz DSSS Radio SoC<br>Document Number: 38-16007 |            |                    |  |  |  |
|------|---|------------|--------------------|--|--|--|
| REV. | ECN NO.   | Issue Date | Orig. of<br>Change | Description of Change  |  |  |
| **   | 123907  | 01/20/03   | LXA                | New data sheet   |  |  |
| *A   | 125470  | 04/28/03   | XGR                | Preliminary release  |  |  |
| *В   | 127076  | 07/30/03   | KKU                | Updated pinouts, timing diagrams, AC Test loads, DC Characteristics, Radio<br>Characteristics<br>Removed die   |  |  |
| *C   | 128886  | 08/04/03   | KKV                | Minor change: removed table of contents and fixed layout of section 10.  |  |  |
| *D   | 129180  | 12/04/03   | TGE                | Updated AC and DC characteristics from char. results<br>Updated register entries<br>Changed package type from 56-pin QFN to 48-pin QFN<br>Updated all pinouts and timing diagrams<br>Updated block diagram and functional description<br>Updated application interfaces<br>Added Interrupt descriptions  |  |  |
| *E   | 131851  | 12/15/03   | TGE                | Changed Static Discharge Voltage (Digital) Specification of Section 9.0  |  |  |
| *F   | 241471  | See ECN    | ZTK                | Removed Static Discharge Voltage (Digital) Specification of Section 9.0 footnote<br>Updated REG_DATA_RATE (0x04), 111—Not Valid<br>Swapped bit field descriptions of REG_CONFIG<br>Corrected <i>Figure 3-1</i> and <i>Figure 6-2</i><br>Minor edits throughout   |  |  |
| *G   | 284810  | See ECN    | ZTK                | Removed SOIC package option<br>Updated ordering information section<br>Added Table 4-1 Internal PA Output Power Step Table<br>Added t <sub>STABLE2</sub> Parameter to Table 12-4 and Figure 12-6<br>Corrected Figure 14-1 caption<br>Corrected Figure 6-2 to show QFN matching network<br>Removed Addr 0x01 and 0x02 - unused<br>Updated Figure 8-1<br>Updated Spurious Emissions parameters |  |  |