

**128-MBit Synchronous Low-Power DRAM**  
**Datasheet (Rev. 2003-02)**

**High Performance:**

	-7.5	-8	Units
$f_{CK,MAX}$	133	125	MHz
$t_{CK3,MIN}$	7.5	8	ns
$t_{AC3,MAX}$	5.4	6	ns
$t_{CK2,MIN}$	9.5	9.5	ns
$t_{AC2,MAX}$	6	6	ns

- 8Mbit x 16 organisation
- VDD = VDDQ = 3.3V
- Fully Synchronous to Positive Clock Edge
- Four Banks controlled by BA0 & BA1
- Programmable  $\overline{CAS}$  Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Automatic and Controlled Precharge Command
- Programmable Burst Length: 1, 2, 4, 8 and full page
- Data Mask for byte control
- Auto Refresh (CBR)
- 4096 Refresh Cycles / 64ms
- Very low Self Refresh current
- Power Down and Clock Suspend Mode
- Random Column Address every CLK (1-N Rule)
- 54-FBGA , with 9 x 6 ball array with 3 depopulated rows, 9 x 8 mm
- Operating Temperature Range Commerical (0<sup>o</sup> to 70<sup>o</sup>C)

The HYB 39L128160AC Mobile-RAM is a new generation of low power, four bank Synchronous DRAM organized as 4 banks x 2Mbit x16. These synchronous Mobile-RAMs achieve high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at higher rate. A sequential and gapless data rate is possible depending on burst length,  $\overline{CAS}$  latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. The device operates with a single 3.3 V ± 0.3 V power supply.

Compared to conventional SDRAM the self-refresh current is further reduced. The Mobile-RAM devices are available in FBGA “chip-size” or TSOPII packages.

**Ordering Information**

Type	Function Code	Package	Description
HYB 39L128160AC-7.5	PC133-333-522	BGA-BOC	133 MHz 4B × 2M x16 LP-SDRAM
HYB 39L128160AC-8	PC100-222-620	BGA-BOC	100 MHz 4B × 2M x16 LP-SDRAM
HYB 39L128160AT-7.5	PC133-333-522	P-TSOP-54 (400mil)	133 MHz 4B × 2M x16 LP-SDRAM
HYB 39L128160AT-8	PC100-222-620	P-TSOP-54 (400mil)	100 MHz 4B × 2M x16 LP-SDRAM

**Pin Definitions and Functions**


CLK	Clock Input	DQ	Data Input/Output
CKE	Clock Enable	LDQM, UDQM	Data Mask
$\overline{\text{CS}}$	Chip Select	$V_{\text{DD}}$	Power (+ 3.3V)
$\overline{\text{RAS}}$	Row Address Strobe	$V_{\text{SS}}$	Ground
$\overline{\text{CAS}}$	Column Address Strobe	$V_{\text{DDQ}}$	Power for DQ's (+3.3 V)
$\overline{\text{WE}}$	Write Enable	$V_{\text{SSQ}}$	Ground for DQ's
A0 - A11, A0 - A8	Row Addresses Column Addresses	N.C.	Not connected
BA0, BA1	Bank Select		

**Pin Configuration for BGA devices:**

1	2	3		7	8	9
VSS	DQ15	VSSQ	A	VDDQ	DQ0	VDD
DQ14	DQ13	VDDQ	B	VSSQ	DQ2	DQ1
DQ12	DQ11	VSSQ	C	VDDQ	DQ4	DQ3
DQ10	DQ9	VDDQ	D	VSSQ	DQ6	DQ5
DQ8	NC	VSS	E	VDD	LDQM	DQ7
UDQM	CLK	CKE	F	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	$\overline{\text{WE}}$
NC	A11	A9	G	BA0	BA1	$\overline{\text{CS}}$
A8	A7	A6	H	A0	A1	A10
VSS	A5	A4	J	A3	A2	VDD

< Top-view >


**Pin Configuration for TSOP devices:**



**TSOPII-54 (10.16 mm x 22.22 mm, 0.8 mm pitch)**

SPP04121

**Functional Block Diagrams**



**Block Diagram: 8Mb x16 SDRAM (12 / 9 / 2 addressing)**

**Signal Pin Description**

Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{\text{CS}}$	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}$ $\overline{\text{CAS}}$ $\overline{\text{WE}}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
A0 - A11	Input	Level	–	<p>During a Bank Activate command cycle, A0 - A11 define the row address (RA0 - RA11) when sampled at the rising clock edge.</p> <p>During a Read or Write command cycle, A0-A8 define the column address (CA0 - CA8) when sampled at the rising clock edge.</p> <p>In addition to the column address, A10 (= AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.</p> <p>During a Precharge command cycle, A10 (= AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.</p>
BA0, BA1	Input	Level	–	Bank Select Inputs. Selects which bank is to be active.
DQx	Input Output	Level	–	Data Input/Output pins operate in the same manner as on conventional DRAMs.

Pin	Type	Signal	Polarity	Function
LDQM UDQM,	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQMx has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. LDQM and UDQM controls the lower and upper bytes in x16 SDRAM.
$V_{DD}$ $V_{SS}$	Supply	–	–	Power and ground for the input buffers and the core logic.
$V_{DDQ}$ $V_{SSQ}$	Supply	–	–	Isolated power supply and ground for the output buffers to provide improved noise immunity.

## Operation Definition


All of SDRAM operations are defined by states of control signals  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ , and DQMx at the positive edge of the clock. The following list shows the truth table for the operation commands.

Operation	Device State	CKE n-1	CKE n	DQM	BA0 BA1	AP=A10	Addr	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
Bank Active	Idle <sup>3</sup>	H	X	X	V	V	V	L	L	H	H
Bank Precharge	Any	H	X	X	V	L	X	L	L	H	L
Precharge All	Any	H	X	X	X	H	X	L	L	H	L
Write	Active <sup>3</sup>	H	X	X	V	L	V	L	H	L	L
Write with Autoprecharge	Active <sup>3</sup>	H	X	X	V	H	V	L	H	L	L
Read	Active <sup>3</sup>	H	X	X	V	L	V	L	H	L	H
Read with Autoprecharge	Active <sup>3</sup>	H	X	X	V	H	V	L	H	L	H
Mode Register Set	Idle	H	X	X	V	V	V	L	L	L	L
No Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
Auto Refresh	Idle	H	H	X	X	X	X	L	L	L	H
Self Refresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
Self Refresh Exit	Idle (Self Refr.)	L	H	X	X	X	X	H	X	X	X
								L	H	H	X
Power Down Entry (Precharge or active standby)	Idle	H	L	X	X	X	X	H	X	X	X
	Active <sup>4</sup>							L	H	H	H
Power Down Exit	Any (Power Down)	L	H	X	X	X	X	H	X	X	X
								L	H	H	L
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Write/Output Disable	Active	H	X	H	X	X	X	X	X	X	X

### Notes:

1. V = Valid, x = Don't Care, L = Low Level, H = High Level.
2. CKE<sub>n</sub> signal is input level when commands are provided, CKE<sub>n-1</sub> signal is input level one clock before the commands are provided.
3. This is the state of the banks designated by BA0, BA1 signals.
4. Power Down Mode can not entry in the burst cycle. Address Input for Mode Set (Mode Register Operation





**Mode Register Table**

## Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner.  $V_{DD}$  must be applied before or at the same time as  $V_{DDQ}$  to the specified voltage when the input signals are held in the "NOP" or "DESELECT" state. The power on voltage must not exceed  $V_{DD} + 0.3$  V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200  $\mu$ s is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

## Programming the Mode Register

The Mode Register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), and a  $\overline{\text{CAS}}$  Latency Field to set the access time at clock cycle. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table. BA0 and BA1 have to be set to "0" to enter the Mode Register.

## Read and Write Operation

When  $\overline{\text{RAS}}$  is low and both  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high at the positive edge of the clock, a  $\overline{\text{RAS}}$  cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A  $\overline{\text{CAS}}$  cycle is triggered by setting  $\overline{\text{RAS}}$  high and  $\overline{\text{CAS}}$  low at a clock timing after a necessary delay,  $t_{\text{RCD}}$ , from the  $\overline{\text{RAS}}$  timing.  $\overline{\text{WE}}$  is used to define either a read ( $\overline{\text{WE}} = \text{H}$ ) or a write ( $\overline{\text{WE}} = \text{L}$ ) at this stage.

SDRAM provides a wide variety of fast access modes. In a single  $\overline{\text{CAS}}$  cycle, serial data read or write operations are allowed at up to a 133 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the  $\overline{\text{CAS}}$  timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation does not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 4 and 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the  $\overline{\text{RAS}}$  cycle latches the sense amplifiers. The maximum  $t_{\text{RAS}}$  or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycle is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be performed between different pages. When the partial array activation is set, data will get lost when self-refresh is used in all non activated banks.

### Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)	Interleave Burst Addressing (decimal)
2	xx0 xx1	0, 1 1, 0	0, 1 1, 0
4	x00 x01 x10 x11	0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2	0, 1, 2, 3 1, 0, 3, 2 2, 3, 0, 1 3, 2, 1, 0
8	000 001 010 011 100 101 110 111	0 1 2 3 4 5 6 7 1 2 3 4 5 6 7 0 2 3 4 5 6 7 0 1 3 4 5 6 7 0 1 2 4 5 6 7 0 1 2 3 5 6 7 0 1 2 3 4 6 7 0 1 2 3 4 5 7 0 1 2 3 4 5 6	0 1 2 3 4 5 6 7 1 0 3 2 5 4 7 6 2 3 0 1 6 7 4 5 3 2 1 0 7 6 5 4 4 5 6 7 0 1 2 3 5 4 7 6 1 0 3 2 6 7 4 5 2 3 0 1 7 6 5 4 3 2 1 0
Full Page	nnn	Cn, Cn+1, Cn+2	not supported

### Refresh Mode

Mobile-RAM has two refresh modes, Auto Refresh and Self Refresh.

#### Auto-Refresh

Auto Refresh is similar to the  $\overline{\text{CAS}}$  -before- $\overline{\text{RAS}}$  refresh of earlier DRAMs. All banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses. No bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are held low and  $\text{CKE}$  and  $\overline{\text{WE}}$  are held high at a clock edge. The mode restores word line after the refresh and no external precharge command is necessary. A minimum  $t_{\text{RC}}$  time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

In Auto-Refresh mode all banks are refreshed, independently of the fact that the partial array self-refresh has been set or not.

#### **Self-Refresh:**

The chip has an on-chip timer that is used when the Self Refresh mode is entered. The self-refresh command is asserted with  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\text{CKE}$  low and  $\overline{\text{WE}}$  high at a clock edge. All external control signals including the clock are disabled. Returning  $\text{CKE}$  to high enables the clock and initiates the refresh exit operation. After the exit command, at least one  $t_{\text{RC}}$  delay is required prior to any access command.

#### **DQM Function**

DQMx has two functions for data I/O read and write operations. During reads, when it turns to “high” at a clock edge, data outputs are disabled and become high impedance after two clock periods (DQM Data Disable Latency  $t_{\text{DOZ}}$ ). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency  $t_{\text{DQW}}$  = zero clocks).

#### **Suspend Mode**

During normal access,  $\text{CKE}$  is held high enabling the clock. When  $\text{CKE}$  is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency  $t_{\text{CSL}}$ ).

#### **Power Down**

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged before the Mobile-RAM can enter the Power Down mode. Once the Power Down mode is initiated by holding  $\text{CKE}$  low, all receiver circuits except for  $\text{CLK}$  and  $\text{CKE}$  are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period ( $t_{\text{REF}}$ ) of the device. Exit from this mode is performed by taking  $\text{CKE}$  “high”. One clock delay is required for power down mode entry and exit.

#### **Auto Precharge**

Two methods are available to precharge Mobile-RAMs. In an automatic precharge mode, the  $\overline{\text{CAS}}$  timing accepts one extra address,  $\text{CA10}$ , to determine whether the chip restores or not after the operation. If  $\text{CA10}$  is high when a Read Command is issued, the Read with Auto-Precharge function is initiated. If  $\text{CA10}$  is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The Mobile-RAM automatically enters the precharge operation after  $t_{\text{WR}}$  (Write recovery time) following the last data in.

### Precharge Command

There is also a separate precharge command available. When  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$  are low and  $\overline{\text{CAS}}$  is high at a clock edge, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2 and two clocks before the last data out for CAS latency = 3. Writes require a time delay  $t_{\text{WR}}$  from the last data out to apply the precharge command.

#### Bank Selection by Address Bits:

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	x	x	all Banks

### Burst Termination

Once a burst read or write operation has been initiated, there are several methods used to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, using a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

**Electrical Characteristics**

**Absolute Maximum Ratings**

Operating Case Temperature Range (commercial).....0 to + 70°C  
 Storage Temperature Range ..... – 55 to + 150°C  
 Input/Output Voltage ..... – 0.3 to  $V_{DD} + 0.3$  V  
 Power Supply Voltage  $V_{DD}$  ..... – 0.3 to + 3.6 V  
 Power Dissipation ..... 0.7 W  
 Data out Current (short circuit) ..... 50 mA

*Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**Recommended Operation and DC Characteristics**

$T_{CASE} = 0$  to 70 °C (commercial)  
 $V_{SS} = 0$  V;  $V_{DD} = V_{DDQ} = 3.3$  V  $\pm$  0.3 V

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
DRAM Core Supply Voltage	$V_{DD}$	3.0	3.6	V	
I/O Supply Voltage	$V_{DDQ}$	3.0	3.6	V	
Input High Voltage (CMD, Addr.)	$V_{IH}$	$0.8 \times V_{DDQ}$	$V_{DDQ} + 0.3$	V	1, 2
Input Low Voltage (CMD, Addr.)	$V_{IL}$	– 0.3	+ 0.3	V	1, 2
Data Input High (Logic 1) Voltage	$V_{IH}$	$0.8 \times V_{DDQ}$	$V_{DDQ} + 0.3$	V	
Data Input Low (Logic 0) Voltage	$V_{IL}$	– 0.3	+ 0.3	V	
Data Output High (Logic 1) Voltage ( $I_{OH} = -0.1$ mA)	$V_{OH}$	$V_{DDQ} - 0.2$	–	V	
Data Output Low (Logic 0) Voltage ( $I_{OL} = +0.1$ mA)	$V_{OL}$	–	0.2	V	
Input Leakage Current, any input ( $0$ V < $V_{IN}$ < $V_{DDQ}$ , all other inputs = 0 V)	$I_{I(L)}$	– 5	5	μA	
Output Leakage Current (DQ is disabled, $0$ V < $V_{OUT}$ < $V_{DD}$ )	$I_{O(L)}$	– 5	5	μA	

**Notes**

- All voltages are referenced to  $V_{SS}$ .
- $V_{IH}$  may overshoot to  $V_{DD} + 0.8$ V for pulse width of < 4 ns with 2.5V.  $V_{IL}$  may undershoot to – 0.8 V for pulse width < 4.0 ns with 2.5V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

**Capacitance :**
 $T_{CASE} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ 
 $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, f = 1 \text{ MHz}$ 

Parameter	Symbol	Values		Unit
		min.	max.	
Input Capacitance (CLK)	$C_{I1}$	-	3.5	pF
Input Capacitance (A0 - A11, BA0, BA1, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{CS}}$ , CKE, DQM)	$C_{I2}$	-	3.8	pF
Input/Output Capacitance (DQ)	$C_{IO}$	-	6.0	pF

**Operating Currents**
 $T_{CASE} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$  (commercial)

 $V_{DD} = V_{DDQ} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 

(Recommended Operating Conditions unless otherwise noted)

Parameter & Test Condition		Symb.	-7.5	-8	Unit	Note
Operating current $t_{CK} = t_{CK(MIN.)}$ one bank access	-	$I_{CC1}$	70	65	mA	<sup>3,4</sup>
Precharge standby current in Power Down Mode $\overline{\text{CS}} = V_{IH(MIN.)}$ , $\text{CKE} \leq V_{IL(MAX.)}$	$t_{CK} = \text{min}$	$I_{CC2P}$	0.4	0.4	mA	<sup>3</sup>
Precharge standby current in Non Power Down Mode $\overline{\text{CS}} = V_{IH(MIN.)}$ , $\text{CKE} \geq V_{IH(MIN.)}$	$t_{CK} = \text{min}$	$I_{CC2N}$	20	15	mA	<sup>3</sup>
No operating current $t_{CK} = \text{min.}$ , $\overline{\text{CS}} = V_{IH(MIN.)}$ , active state (max. 4 banks)	$\text{CKE} \geq V_{IH(MIN.)}$ $\text{CKE} \leq V_{IL(MAX.)}$	$I_{CC3N}$	35	31	mA	<sup>3</sup>
		$I_{CC3P}$	3	3	mA	<sup>3</sup>
Burst Operating Current $t_{CK} = \text{min}$ Read command cycling	-	$I_{CC4}$	70	60	mA	<sup>3,4</sup>
Auto Refresh Current $t_{CK} = \text{min}$ , $\text{trc} = \text{trcmin}$ . Auto Refresh command cycling	-	$I_{CC5}$	160	150	mA	
Self Refresh Current Self Refresh Mode $\text{CKE} = 0.2 \text{ V}$ , $t_{CK} = \text{infinity}$		$I_{CC6}$	350		$\mu\text{A}$	

**Notes:**

3. These parameters depend on the frequency. These values are measured at 133 MHz for -7 & -7.5 and at 100 MHz for -8 parts. Input signals are changed once during  $t_{CK}$ . If the devices are operating at a frequency less than the maximum operation frequency, these current values are reduced by  $1/\text{freq}$ , meaning operation at half the maximum frequency reduces these current value by a factor of 2.
4. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 is assumed and the  $V_{DDQ}$  current is excluded.



**AC Characteristics** <sup>1,2</sup>
 $T_{CASE} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ 
 $V_{SS} = 0 \text{ V}; V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, t_T = 1 \text{ ns}$ 

Parameter	Symb.					Unit	Note
		-7.5		-8			
		min.	max.	min.	max.		

**Clock and Clock Enable**

Clock Cycle Time CAS Latency = 3 CAS Latency = 2	$t_{CK}$	7.5	–	8	–	ns	–
		9.5	–	9.5	–	ns	
Clock frequency CAS Latency = 3 CAS Latency = 2	$t_{CK}$	–	133	–	125	MHz	–
		–	105	–	105	MHz	
Access Time from Clock CAS Latency = 3 CAS Latency = 2	$t_{AC}$	–	5.4	–	6	ns	2, 3, 6
		–	6	–	6	ns	
Clock High Pulse Width	$t_{CH}$	2.5	–	3	–	ns	–
Clock Low Pulse Width	$t_{CL}$	2.5	–	3	–	ns	–
Transition Time	$t_T$	0.3	1.2	0.5	1.5	ns	–

**Setup and Hold Times**

Input Setup Time	$t_{IS}$	1.5	–	2	–	ns	<sup>4</sup>
Input Hold Time	$t_{IH}$	0.8	–	1	–	ns	<sup>4</sup>
CKE Setup Time	$t_{CKS}$	1.5	–	2	–	ns	<sup>4</sup>
CKE Hold Time	$t_{CKH}$	0.8	–	1	–	ns	<sup>4</sup>
Mode Register Set-up Time	$t_{RSC}$	2	–	2	–	CLK	–
Power Down Mode Entry Time	$t_{SB}$	0	7.5	0	8	ns	–

**Common Parameters**

Row to Column Delay Time	$t_{RCD}$	19	–	19	–	ns	<sup>5</sup>
Row Precharge Time	$t_{RP}$	19	–	19	–	ns	<sup>5</sup>
Row Active Time	$t_{RAS}$	45	100k	48	100k	ns	<sup>5</sup>
Row Cycle Time	$t_{RC}$	67	–	70	–	ns	<sup>5</sup>
Activate(a) to Activate(b) Command Period	$t_{RRD}$	15	–	16	–	ns	<sup>5</sup>

**AC Characteristics** (cont'd)<sup>1,2</sup>
 $T_{CASE} = 0 \text{ to } 70 \text{ }^\circ\text{C}$ 
 $V_{SS} = 0 \text{ V}; V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, t_T = 1 \text{ ns}$ 

Parameter	Symb.	-7.5		-8		Unit	Note
		min.	max.	min.	max.		
		CAS(a) to CAS(b) Command Period	$t_{CCD}$	1	–		

**Refresh Cycle**

Refresh Period (4096 cycles)	$t_{REF}$	–	64	–	64	ms	–
Self Refresh Exit Time	$t_{SREX}$	1	–	1	–	CLK	–

**Read Cycle**


Data Out Hold Time	$t_{OH}$	3	–	3	–	ns	2, 5, 6
Data Out to Low Impedance Time	$t_{LZ}$	1	–	0	–	ns	–
Data Out to High Impedance Time	$t_{HZ}$	3	7	3	8	ns	–
DQM Data Out Disable Latency	$t_{DQZ}$	–	2	–	2	CLK	–

**Write Cycle**

Write Recovery Time	$t_{WR}$	14	–	14	–	ns	7
DQM Write Mask Latency	$t_{DQW}$	0	–	0	–	CLK	–


**Notes**

1. For proper power-up see the operation section of this data sheet.
2. AC timing tests are referenced to the 0.9 V crossover point. The transition time is measured between  $V_{IH}$  and  $V_{IL}$ . All AC measurements assume  $t_T = 1$  ns with the AC output load circuit (details will be defined later). Specified  $t_{AC}$  and  $t_{OH}$  parameters are measured with a 30 pF only, without any resistive termination and with a input signal of 1V / ns edge rate.




3. If clock rising time is longer than 1 ns, a time  $(t_T/2 - 0.5)$  ns has to be added to this parameter.
4. If  $t_T$  is longer than 1 ns, a time  $(t_T - 1)$  ns has to be added to this parameter.
5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:  
*the number of clock cycle = specified value of timing period (counted in fractions as a whole number)*
6. Access time from clock  $t_{ac}$  is 4.6 ns for PC133 components with no termination and 0 pF load, Data out hold time  $t_{oh}$  is 1.8 ns for PC133 components with no termination and 0 pF load.
7. The write recovery time of  $t_{wr} = 14$  ns cycles allows the use of one clock cycle for the write recovery time when the memory operation frequency is equal or less than 72MHz. For all memory operation frequencies higher than 72MHz two clock cycles for  $t_{wr}$  are mandatory. INFINEON recommends to use two clock cycles for the write recovery time in all applications.

Package Outlines



**Package Outlines**

**Plastic Package, P-TSOPII-54**  
 (400 mil, 0.8 mm lead pitch)  
 Thin Small Outline Package, SMD




GPX09039

- <sup>1)</sup> Does not include plastic or metal protrusion of 0.15 max per side
- <sup>2)</sup> Does not include plastic protrusion of 0.25 max per side
- <sup>3)</sup> Does not include dambar protrusion of 0.13 max per side


## Timing Diagrams

1. Bank Activate Command Cycle
2. Burst Read Operation
3. Read Interrupted by a Read
4. Read to Write Interval
  - 4.1 Read to Write Interval
  - 4.2 Minimum Read to Write Interval
  - 4.3 Non-Minimum Read to Write Interval
5. Burst Write Operation
6. Write and Read Interrupt
  - 6.1 Write Interrupted by a Write
  - 6.2 Write Interrupted by Read
7. Burst Write & Read with Auto-Precharge
  - 7.1 Burst Write with Auto-Precharge
  - 7.2 Burst Read with Auto-Precharge
8. AC- Parameters
  - 8.1 AC Parameters for a Write Timing
  - 8.2 AC Parameters for a Read Timing
9. Mode Register Set
10. Power on Sequence and Auto Refresh (CBR)
11. Clock Suspension (using CKE)
  11. 1 Clock Suspension During Burst Read  $\overline{\text{CAS}}$  Latency = 2
  11. 2 Clock Suspension During Burst Read  $\overline{\text{CAS}}$  Latency = 3
  11. 3 Clock Suspension During Burst Write  $\overline{\text{CAS}}$  Latency = 2
  11. 4 Clock Suspension During Burst Write  $\overline{\text{CAS}}$  Latency = 3
12. Power Down Mode and Clock Suspend
13. Self Refresh ( Entry and Exit )
14. Auto Refresh ( CBR )
15. Random Column Read ( Page within same Bank)
  - 15.1  $\overline{\text{CAS}}$  Latency = 2
  - 15.2  $\overline{\text{CAS}}$  Latency = 3
16. Random Column Write ( Page within same Bank)
  - 16.1  $\overline{\text{CAS}}$  Latency = 2
  - 16.2  $\overline{\text{CAS}}$  Latency = 3
17. Random Row Read ( Interleaving Banks) with Precharge
  - 17.1  $\overline{\text{CAS}}$  Latency = 2
  - 17.2  $\overline{\text{CAS}}$  Latency = 3
18. Random Row Write ( Interleaving Banks) with Precharge
  - 18.1  $\overline{\text{CAS}}$  Latency = 2
  - 18.2  $\overline{\text{CAS}}$  Latency = 3
19. Precharge Termination of a Burst


### 1. Bank Activate Command Cycle



### 2. Burst Read Operation




**3. Read Interrupted by a Read**




**4. Read to Write Interval**

**4.1 Read to Write Interval**







**4. 2. Minimum Read to Write Interval**



**4. 3. Non-Minimum Read to Write Interval**




**5. Burst Write Operation**




## 6. Write and Read Interrupt

### 6.1 Write Interrupted by a Write




### 6.2 Write Interrupted by a Read




**7. Burst Write and Read with Auto Precharge**

**7.1 Burst Write with Auto-Precharge**




**7.2 Burst Read with Auto-Precharge**




**8. AC Parameters**


**8.1 AC Parameters for a Write Timing**



**8.2 AC Parameters for a Read Timing**




**9. Mode Register Set**



SPT03912\_2


**10. Power on Sequence and Auto Refresh (CBR)**






**11. Clock Suspension ( Using CKE )**


**11.1 Clock Suspension During Burst Read CAS Latency = 2**




**11.2 Clock Suspension During Burst Read  $\overline{\text{CAS}}$  Latency = 3**




**11.3 Clock Suspension During Burst Write  $\overline{\text{CAS}}$  Latency = 2**




**11.4 Clock Suspension During Burst Write  $\overline{\text{CAS}}$  Latency = 3**




**12. Power Down Mode and Clock Suspend**



**13. Self Refresh (Entry and Exit)**




**14. Auto Refresh (CBR)**




**15. Random Column Read (Page within same Bank)**

**15.1 CAS Latency = 2**






**15.2 CAS Latency = 3**




**16. Random Column write (Page within same Bank)**

**16.1 CAS Latency = 2**




**16.2.  $\overline{\text{CAS}}$  Latency = 3**




**17. Random Row Read (Interleaving Banks) with Precharge**

**17.1 CAS Latency = 2**




**17.2 CAS Latency = 3**




**18. Random Row Write (Interleaving Banks) with Precharge**

**18.1 CAS Latency = 2**




**18.2 CAS Latency = 3**



**19. Precharge termination of a Burst**

**19.1 CAS Latency = 2**





**Change List:**

08/23/01	First Revision
09/18/01	Introduced max. package height
09/19/01	AC timing tests are referenced to the 0.9V crossover point
11/23/01	Availability of TSOP package included Jedec conforming package drawings included tRCD and tRP for -7.5 changed
03/25/02	ICC3N (CKE high) changed from 32mA to 35mA for -7.5 and from 28mA to 31mA for -8
28/02/03	p.15: values for ICC1 and ICC5 changed