
PROGRAMMABLE TIMER

DESCRIPTION

The UTC **CD4541** programmable timer comprise a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, output control logic, and a special power-on reset circuit. The counter divides the oscillator frequency by any of 4 digitally controlled division ratios.


FEATURES

- *Operates at 2ⁿ frequency divider or as single transition timer
- *Increments on positive edge clock transitions
- *Wide supply voltage range: 3.0V ~ 15V
- *Built-in low power RC oscillator
- *Oscillator frequency range ~ DC to 100 kHz
- *External clock applied to Pin 3 can be used instead of oscillator
- *Available division ratios 28, 210, 213, or 216
- *High noise immunity: 0.45 VDD (typ.)
- *Master reset totally independent of automatic reset operation
- *Automatic reset initializes all counters when power turns on
- *Q/Q select provides output logic level flexibility
- *High output drive min. one TTL load
- *Maximum input leakage 1 µ A at 15V over full temperature range



*Pb-free plating product number: CD4541L

PIN CONFIGURATION




TRUTH TABLE

PIN	STATE			
	0	1		
5	Auto Reset Operating	Auto Reset Disabled		
6	Timer Operational	Master Reset On		
9	Output Initially Low after Reset	Output Initially High after Reset		
10	Single Cycle Mode	Recycle Mode		

DIVISION RATIO TABLE

Α	В	Number of Counter Stages n	Count 2 ⁿ
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Note 1, 2)

PARAMETER	SYMBOL	RATINGS	UNIT	
Supply Voltage		V_{DD}	-0.5 ~ +18	V
Input Voltage		V_{IN}	-0.5 ~ V _{DD} +0.5	V
Dower Dissipation	DIP-14		700	mW
Power Dissipation	SOP-14	P _D	500	TIIVV
Lead Temperature (soldering, 10 seconds)		TL	260	
Storage Temperature Range		T _{stg}	-65 ~ +150	

RECOMMENDED OPERATING CONDITIONS

(Note 2)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	3 ~ 15	V
Input Voltage	V_{IN}	0 ~ V _{DD}	V
Operating Temperature Range	T _{opr}	-40 ~ +85	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: V_{SS}=0V unless otherwise specified.

DC ELECTRICAL CHARACTERISTICS

(Note 2, Ta=25 , unless otherwise noted.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	I _{DD}	V _{DD} =5V, V _{IN} =V _{DD} or Vss		0.005	20	•
Quiescent Device Current		V_{DD} =10V, V_{IN} = V_{DD} or Vss		0.010	40	μΑ
		V _{DD} =15V, V _{IN} =V _{DD} or Vss		0.015	80	
		V _{DD} =5V		0	0.05	
LOW Level Output Voltage	V_{OL}	V _{DD} =10V, I I _O I<1 μ A		0	0.05	V
		V _{DD} =15V		0	0.05	
		$V_{DD}=5V$	4.95	5		
HIGH Level Output Voltage	V_{OH}	V_{DD} =10V, I I_O I<1 μ A	9.95	10		V
		V _{DD} =15V	14.95	15		
		V _{DD} =5V, Vo=0.5V or 4.5V		2	1.5	
LOW Level Input Voltage	V _{IL}	V _{DD} =10V, Vo=1.0V or 9.0V		4	3.0	V
		V _{DD} =15V, Vo=1.5V or 13.5V		6	4.0	
		V _{DD} =5V, Vo=0.5V or 4.5V	3.5	3		
HIGH Level Input Voltage	V _{IH}	VDD=10V, Vo=1.0V or 9.0V	7.0	6		V
		V _{DD} =15V, Vo=1.5V or 13.5V	11.0	9		
LOW Lovel Output Output (Nata		V _{DD} =5V, Vo=0.4V	1.96	3.6		
LOW Level Output Current (Note	I _{OL}	V _{DD} =10V, Vo=0.5V	2.66	9.0		mA
3)		V _{DD} =15V, Vo=1.5V	10.4	34.0		
HIGH I areal Contract Comment (Nata		V _{DD} =5V, Vo=2.5V	4.27	130		
HIGH Level Output Current (Note	Іон	V _{DD} =10V, Vo=9.5V	2.25	8.0		mA
3)		V _{DD} =15V, Vo=13.5V	8.8	30.0		
land Comment	lisi	V _{DD} =15V, V _{IN} =0V		-10 ⁻⁵	-0.3	^
Input Current	lin	V _{DD} =15V, V _{IN} =15V		10 ⁻⁵	0.3	μΑ

Note 3: IOH and IOL are tested one output at a time.

UTC UNISONIC TECHNOLOGIES CO., LTD.

AC ELECTRICAL CHARACTERISTICS

(Note 4, Ta=25 , CL=50pF (refer to test circuits))

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{DD} =5V		50	200	
Output Rise Time	t _{TLH}	V _{DD} =10V		30	100	ns
		V _{DD} =15V		25	80	
		$V_{DD}=5V$		50	200	
Output Fall Time	t _{THL}	V _{DD} =10V		30	100	ns
		V _{DD} =15V		25	80	
Turn-Off, Turn-On Propagation		V _{DD} =5V		1.8	4.0	
Delay,	t _{PLH} , t _{PHL}	V _{DD} =10V		0.6	1.5	μs
Clock to Q (2 ⁸ Output)		V _{DD} =15V		0.4	1.0	
Turn-On, Turn-Off Propagation		V _{DD} =5V		3.2	8.0	
Delay,	t _{PHL} , t _{PLH}	V _{DD} =10V		1.5	3.0	μs
Clock to Q (2 ¹⁶ Output)		V _{DD} =15V		1.0	2.0	
		V _{DD} =5V	400	200		
Clock Pulse Width	t _{WH(CL)}	V _{DD} =10V	200	100		ns
		V _{DD} =15V	150	70		
		V _{DD} =5V		2.5	1.0	
Clock Pulse Frequency	f _{CL}	V _{DD} =10V		6.0	3.0	MHz
		V _{DD} =15V		8.5	4.0	
		V _{DD} =5V	400	170		
MR Pulse Width	t _{WH(R)}	V _{DD} =10V	200	75		ns
		V _{DD} =15V	150	50		
Average Input Capacitance	Cı	Any Input		5.0	7.5	рF
Power Dissipation Capacitance (Note 5)	C _{PD}			100		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: CPD determines the no load AC power consumption of any CMOS device.

OPERATING CHARACTERISTICS

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state.

The RC oscillator frequency is determined by the external RC network, i.e.:

$$f = \frac{1}{2.3 \text{ RtcCtc}}$$
 if (1 kHz f 100kHz)


and RS ~ 2 Rtc where RS 10 k


The time select inputs (A and B) provide a two-bit address to output any one of four counter stages (2⁸, 2¹⁰, 2¹³, and 2¹⁶). The 2ⁿ counts as shown in the Division Ratio Table represent the Q output of the Nth stage of the counter. When A is "1", 2¹⁶ is selected for both states of B.

However, when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting 2^8).


The Q/\overline{Q} select output control pin provides for a choice of output level. When the counter is in a reset condition and Q/Q select pin is set to a "0" the Q output is a "0". Correspondingly, when Q/Q select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop resets (see Logic Diagram), counting commences and after 2ⁿ⁻¹ counts the RS flip-flop sets which causes the output to change state. Hence, after another 2ⁿ⁻¹ counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.






RC Oscillator Frequency as a Function of R_{TC} and C




f as a function of R_{TC} and (C=100pF, Rs=2 R_{TC})




TEST CIRCUIT AND WAVEFORMS

Power Dissipation Test Circuit and





(R tc and C tc outputs are left open)



UTC UNISONIC TECHNOLOGIES CO., LTD.

Switching Time Test Circuit and Waveforms





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

UTC UNISONIC TECHNOLOGIES CO., LTD.

QW-R502-037,A