## 600kHz/1.2MHz PWM Step-Up Regulator

The ISL97519A is a high frequency, high efficiency step-up voltage regulator operated at constant frequency PWM mode. With an internal $2.0 \mathrm{~A}, 200 \mathrm{~m} \Omega$ MOSFET, it can deliver up to 1 A output current at over $90 \%$ efficiency. Two selectable frequencies, 600 kHz and 1.2 MHz , allow trade offs between smaller components and faster transient response. An external compensation pin gives the user greater flexibility in setting frequency compensation allowing the use of low ESR Ceramic output capacitors.

When shut down, it draws $<1 \mu \mathrm{~A}$ of current and can operate down to 2.3 V input supply. These features along with 1.2 MHz switching frequency makes it an ideal device for portable equipment and TFT-LCD displays.

The ISL97519A is available in an 8 Ld MSOP package with a maximum height of 1.1 mm . The device is specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pinout

ISL97519A
(8 LD MSOP)
TOP VIEW


## Features

- >90\% Efficiency
- 2.0A, $200 \mathrm{~m} \Omega$ Power MOSFET
- 2.3V to 5.5V Input
- Up to 25 V Output
- 600kHz/1.2MHz Switching Frequency Selection
- Adjustable Soft-Start
- Internal Thermal Protection
- 1.1mm Max Height 8 Ld MSOP Package
- Pb-Free (RoHS compliant)
- Halogen Free


## Applications

- TFT-LCD displays
- DSL modems
- PCMCIA cards
- Digital cameras
- GSM/CDMA phones
- Portable equipment
- Handheld devices


## Ordering Information

| PART <br> NUMBER <br> (Note) | PART <br> MARKING | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL97519AIUZ | 7519 A | 8 Ld MSOP | MDP0043 |
| ISL97519AIUZ-T* | 7519 A | 8 Ld MSOP | MDP0043 |
| ISL97519AIUZ-TK* | 7519 A | 8 Ld MSOP | MDP0043 |

*Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

```
Absolute Maximum Ratings \(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) )
LX to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 V
VDD to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V
COMP, FB, EN, SS, FSEL to GND . . . . . . . . . -0.3 V to ( \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) )
```


## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Ambient Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+135^{\circ} \mathrm{C}$ Power Dissipation . . . . . . . . . . . . . . . . . . . . See Curves on page 5 Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=12 \mathrm{~V}$, I $\mathrm{IOUT}=0 \mathrm{~mA}, \mathrm{FSEL}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IQ1 | Quiescent Current - Shutdown | EN = OV |  | 1 | 5 | $\mu \mathrm{A}$ |
| IQ2 | Quiescent Current - Not Switching | $\mathrm{EN}=\mathrm{V}_{\mathrm{DD}}, \mathrm{FB}=1.3 \mathrm{~V}$ |  | 0.7 |  | mA |
| IQ3 | Quiescent Current - Switching | $\mathrm{EN}=\mathrm{V}_{\mathrm{DD}}, \mathrm{FB}=1.0 \mathrm{~V}$ |  | 3 | 4.5 | mA |
| $V_{\text {FB }}$ | Feedback Voltage |  | 1.228 | 1.24 | 1.252 | V |
| $\mathrm{I}_{\mathrm{B}-\mathrm{FB}}$ | Feedback Input Bias Current |  |  | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| $V_{\text {DD }}$ | Input Voltage Range |  | 2.3 |  | 5.5 | V |
| $\mathrm{D}_{\text {MAX }}$-600kHz | Maximum Duty Cycle | FSEL = OV | 85 | 92 |  | \% |
| $\mathrm{D}_{\text {MAX }}{ }^{-1.2} \mathrm{MHz}^{\text {a }}$ | Maximum Duty Cycle | FSEL $=\mathrm{V}_{\mathrm{DD}}$ | 85 | 90 |  | \% |
| lıim1 | Current Limit - Max Peak Input Current | $V_{D D}<2.8 \mathrm{~V}$ |  | 1.0 |  | A |
| ILIM2 | Current Limit - Max Peak Input Current | $\mathrm{V}_{\mathrm{DD}}>2.8 \mathrm{~V}$ | 1.5 | 2.0 |  | A |
| IEN | Shutdown Input Bias Current | EN = 0V |  | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {r DSS }}$ (ON) | Switch ON-Resistance | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{LX}}=1 \mathrm{~A}$ |  | 0.2 |  | $\Omega$ |
| ILX-LEAK | Switch Leakage Current | $\mathrm{VSW}=27 \mathrm{~V}$ |  | 0.01 | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{V}_{\text {IN }}$ | Line Regulation | $3 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}$ |  | 0.2 |  | \% |
| $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{I}_{\text {OUT }}$ | Load Regulation | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ to 200 mA |  | 0.3 |  | \% |
| Fosc1 | Switching Frequency Accuracy | FSEL $=0 \mathrm{~V}$ | 500 | 620 | 740 | kHz |
| Fosc2 | Switching Frequency Accuracy | FSEL $=\mathrm{V}_{\mathrm{DD}}$ | 1000 | 1250 | 1500 | kHz |
| $\mathrm{V}_{\text {IL }}$ | EN, FSEL Input Low Level |  |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | EN, FSEL Input High Level |  | 1.5 |  |  | V |
| $\mathrm{G}_{\mathrm{M}}$ | Error Amp Tranconductance | $\Delta \mathrm{I}=5 \mu \mathrm{~A}$ | 70 | 130 | 150 | $1 \mu / \Omega$ |
| $\mathrm{V}_{\text {DD-ON }}$ | $\mathrm{V}_{\text {DD }}$ UVLO On Threshold |  | 1.95 | 2.1 | 2.25 | V |
| HYS | $\mathrm{V}_{\text {DD }}$ UVLO Hysteresis |  |  | 140 |  | mV |
| Iss | Soft-Start Charge Current |  | 2 | 3 | 4 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SS }}$-en | Minimum Soft-Start Enable Voltage |  | 40 | 65 | 150 | mV |
| ILIM-V $\mathrm{V}_{\text {SS }}$-en | Current Limit Around SS Enable V | SS $=200 \mathrm{mV}$ | 300 | 350 | 400 | mA |
| OTP | Over-Temperature Protection |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |

## Block Diagram



## Pin Descriptions

| PIN NUMBER | PIN NAME |  |
| :---: | :---: | :--- |
| 1 | COMP | Compensation pin. Output of the internal error amplifier. Capacitor and resistor from COMP pin to ground. |
| 2 | FB | Voltage feedback pin. Internal reference is 1.24 V nominal. Connect a resistor divider from $V_{\text {OUT. }}$ <br> V OUT $^{\prime} 1.24 \mathrm{~V}\left(1+\mathrm{R}_{1} / \mathrm{R}_{2}\right)$. See "Typical Application Circuit" on page 3. |
| 3 | EN | Shutdown control pin. Pull EN low to turn off the device. |
| 4 | GND | Analog and power ground. |
| 5 | VX | Power switch pin. Connected to the drain of the internal power MOSFET. |
| 6 | FSEL | Analog power supply input pin. |
| 7 | Frequency select pin. When FSEL is set low, switching frequency is set to 620kHz. When connected to |  |
| high or VDD, switching frequency is set to 1.25MHz. |  |  |
| 8 | Soft-start control pin. Connect a capacitor to control the converter start-up. |  |

## Typical Application Circuit



## Typical Performance Curves



FIGURE 1. BOOST EFFICIENCY vs IOUT


FIGURE 3. LOAD REGULATION vs IOUT


FIGURE 5. LINE REGULATION vs $\mathrm{V}_{\text {IN }}$


FIGURE 2. BOOST EFFICIENCY vs IOUT


FIGURE 4. LOAD REGULATION vs IOUT


FIGURE 6. TRANSIENT RESPONSE

## Typical Performance Curves (Continued)



FIGURE 7. TRANSIENT RESPONSE


FIGURE 9. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Applications Information

The ISL97519A is a high frequency, high efficiency boost regulator operated at constant frequency PWM mode. The boost converter stores energy from an input voltage source and delivers it to a higher output voltage. The input voltage range is 2.3 V to 5.5 V and output voltage range is 5 V to 25 V . The switching frequency is selectable between 600 kHz and 1.2 MHz allowing smaller inductors and faster transient response. An external compensation pin gives the user greater flexibility in setting output transient response and tighter load regulation. The converter soft-start characteristic can also be controlled by external $\mathrm{C}_{\text {SS }}$ capacitor. The EN pin allows the user to completely shutdown the device.

## Boost Converter Operations

Figure 11 shows a boost converter with all the key components. In steady state operating and continuous conduction mode where the inductor current is continuous,


FIGURE 8. SS DELAY AND LX DELAY DURING EN = VDD START- UP


FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
the boost converter operates in two cycles. During the first cycle, as shown in Figure 12, the internal power FET turns on and the Schottky diode is reverse biased and cuts off the current flow to the output. The output current is supplied from the output capacitor. The voltage across the inductor is $\mathrm{V}_{\text {IN }}$ and the inductor current ramps up in a rate of $\mathrm{V}_{\text {IN }} / \mathrm{L}, \mathrm{L}$ is the inductance. The inductance is magnetized and energy is stored in the inductor. The change in inductor current is shown in Equation 1:
$\Delta \mathrm{I}_{\mathrm{L} 1}=\Delta \mathrm{T} 1 \times \frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{L}}$
$\Delta \mathrm{T} 1=\frac{\mathrm{D}}{\mathrm{F}_{\mathrm{SW}}}$
D = Duty Cycle
$\Delta \mathrm{V}_{\mathrm{O}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{\mathrm{C}_{\mathrm{OUT}}} \times \Delta \mathrm{T}_{1}$

During the second cycle, the power FET turns off and the Schottky diode is forward biased, (see Figure 13). The energy stored in the inductor is pumped to the output supplying output current and charging the output capacitor. The Schottky diode side of the inductor is clamped to a Schottky diode above the output voltage. So the voltage drop across the inductor is $\mathrm{V}_{I N}$ - $\mathrm{V}_{\text {OUT }}$. The change in inductor current during the second cycle is shown in Equation 2:
$\Delta \mathrm{I}_{\mathrm{L}}=\Delta \mathrm{T} 2 \times \frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\mathrm{L}}$
$\Delta \mathrm{T} 2=\frac{1-\mathrm{D}}{\mathrm{F}_{\mathrm{SW}}}$
For stable operation, the same amount of energy stored in the inductor must be taken out. The change in inductor current during the two cycles must be the same as shown in Equation 3.
$\Delta I 1+\Delta I 2=0$
$\frac{D}{F_{S W}} \times \frac{V_{I N}}{L}+\frac{1-D}{F_{S W}} \times \frac{V_{I N}-V_{O U T}}{L}=0$
$\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{1}{1-D}$


FIGURE 11. BOOST CONVERTER


FIGURE 12. BOOST CONVERTER - CYCLE 1, POWER SWITCH CLOSE


FIGURE 13. BOOST CONVERTER - CYCLE 2, POWER SWITCH OPEN

## Output Voltage

An external feedback resistor divider is required to divide the output voltage down to the nominal 1.24 V reference voltage. The current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network less than 100k is recommended. The boost converter output voltage is determined by the relationship in Equation 4:
$\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \times\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)$
The nominal VFB voltage is 1.24 V .

## Inductor Selection

The inductor selection determines the output ripple voltage, transient response, output current capability, and efficiency. Its selection depends on the input voltage, output voltage, switching frequency, and maximum output current. For most applications, the inductance should be in the range of $2 \mu \mathrm{H}$ to $33 \mu \mathrm{H}$. The inductor maximum DC current specification must be greater than the peak inductor current required by the regulator. The peak inductor current can be calculated in Equation 5:
$\mathrm{I}_{\mathrm{L}(\mathrm{PEAK})}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}+1 / 2 \times \frac{\mathrm{V}_{\text {IN }} \times\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)}{\mathrm{L} \times \mathrm{V}_{\text {OUT }} \times \mathrm{FREQ}}$

## Output Capacitor

Low ESR capacitors should be used to minimized the output voltage ripple. Multi-layer ceramic capacitors (X5R and X7R) are preferred for the output capacitors because of their lower ESR and small packages. Tantalum capacitors with higher ESR can also be used. The output ripple can be calculated as shown in Equation 6:
$\Delta \mathrm{V}_{\mathrm{O}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}}{\mathrm{F}_{\text {SW }} \times \mathrm{C}_{\mathrm{O}}}+\mathrm{I}_{\text {OUT }} \times \mathrm{ESR}$
For noise sensitive application, a $0.1 \mu \mathrm{~F}$ placed in parallel with the larger output capacitor is recommended to reduce the switching noise coupled from the LX switching node.

## Schottky Diode

In selecting the Schottky diode, the reverse break down voltage, forward current and forward voltage drop must be considered for optimum converter performance. The diode must be rated to handle 2.0A, the current limit of the ISL97519A. The breakdown voltage must exceed the maximum output voltage. Low forward voltage drop, low leakage current, and fast reverse recovery will help the converter to achieve the maximum efficiency.

## Input Capacitor

The value of the input capacitor depends the input and output voltages, the maximum output current, the inductor value and the noise allowed to put back on the input line. For most applications, a minimum $10 \mu \mathrm{~F}$ is required. For applications that run close to the maximum output current limit, input capacitor in the range of $22 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$ is recommended.
The ISL97519A is powered from the VIN. A high frequency $0.1 \mu \mathrm{~F}$ bypass capacitor is recommended to be close to the VIN pin to reduce supply line noise and ensure stable operation.

## Loop Compensation

The ISL97519A incorporates a transconductance amplifier in its feedback path to allow the user some adjustment on the transient response and better regulation. The ISL97519A uses current mode control architecture which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series RC network from COMP pin to ground. The resistor sets the high frequency integrator gain for fast transient response and the capacitor sets the integrator zero to ensure loop stability. For most applications, the compensation resistor in the range of 0.5 k to 7.5 k and the compensation capacitor in the range of $3 n \mathrm{~F}$ to 10 nF .

## Soft-Start

During power-up, assuming EN is tied to VDD, as VDD rises above VDD UVLO, the SS capacitor begins to charge up with a constant $3 \mu \mathrm{~A}$ current. During the time the part takes to rise to 60 mV the boost will not be enabled. Depending on the value of the capacitor on the SS pin, this provides sufficient ( $540 \mu \mathrm{~s}$ for a 27 nf capacitor or 2 ms for a 100 nf capacitor) time for the passive in-rush current to settle down, allowing the output capacitors to be charged to a diode drop below VDD.
After the SS pin passes above the threshold beyond which the part is enabled $(60 \mathrm{mV})$ the part begins to switch. The linearly rising SS voltage, at a charge rate proportional to $3 \mu \mathrm{~A}$, has a direct effect on the current limit allowing the current limit to linearly ramp-up to full current limit. SS voltage of 200 mV corresponds to a current limit around 350 mA and 0.6 V corresponds to full current limit.

The total soft-start time is calculated in Equation 7:
$\mathrm{t}_{\mathrm{ss}}=\frac{\mathrm{Css} \times 0.6 \mathrm{~V}}{3 \mu \mathrm{~A}}=\mathrm{Css} \times 2 \times 10^{5}$
The full current is available after the soft-start period is finished. The soft-start capacitor should be selected to be big enough that it doesn't reach 0.6 V before the output voltage reaches the final value.

When the ISL97519A is disabled, the soft-start capacitor will be discharged to ground.

## Frequency Selection

The ISL97519A switching frequency can be user selected to operate at either constant 620 kHz or 1.25 MHz . Connecting F SEL pin to ground sets the PWM switching frequency to 620 kHz . When connecting $\mathrm{F}_{\text {SEL }}$ high or $\mathrm{V}_{\mathrm{DD}}$, the switching frequency is set to 1.25 MHz .

## Shutdown Control

When the EN pin is pulled down, the ISL97519A is shutdown reducing the supply current to $<1 \mu \mathrm{~A}$.

## Maximum Output Current

The MOSFET current limit is nominally 2.0A and guaranteed 1.5 A when $\mathrm{V}_{\mathrm{DD}}$ is greater than 2.8 V . This restricts the maximum output current, IOMAX, based on Equation 8:
$\mathrm{I}_{\mathrm{L}}=\mathrm{I}_{\mathrm{L}-A V \mathrm{G}}+\left(1 / 2 \times \Delta \mathrm{I}_{\mathrm{L}}\right)$
where:
$\mathrm{I}_{\mathrm{L}}=$ MOSFET current limit
$\mathrm{I}_{\mathrm{L}-\mathrm{AVG}}=$ average inductor current
$\Delta \mathrm{I}_{\mathrm{L}}=$ inductor ripple current
$\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {IN }} \times\left[\left(\mathrm{V}_{\mathrm{O}}+\mathrm{V}_{\text {DIODE }}\right)-\mathrm{V}_{\text {IN }}\right]}{\mathrm{L} \times\left(\mathrm{V}_{\mathrm{O}}+\mathrm{V}_{\text {DIODE }}\right) \times \mathrm{F}_{\mathrm{S}}}$
$\mathrm{V}_{\text {DIODE }}=$ Schottky diode forward voltage, typically, 0.6 V
$\mathrm{F}_{\mathrm{S}}=$ switching frequency, 600 kHz or 1.2 MHz
$\mathrm{I}_{\mathrm{L}-\mathrm{AVG}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{1-\mathrm{D}}$
$\mathrm{D}=$ MOSFET turn-on ratio:
$D=1-\frac{V_{\text {IN }}}{V_{\text {OUT }}+V_{\text {DIODE }}}$
Table 1 gives typical maximum IOUT values for 1.2 MHz switching frequency and $10 \mu \mathrm{H}$ inductor.

TABLE 1. TYPICAL MAXIMUM IOUT VALUES

| $\mathbf{V}_{\mathbf{I N}}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $\mathbf{I O M A X}^{(m A)}$ |
| :---: | :---: | :---: |
| 3.3 | 5 | 1150 |
| 3.3 | 9 | 655 |
| 3.3 | 12 | 500 |
| 5 | 9 | 990 |
| 5 | 12 | 750 |

## Cascaded MOSFET Application

A 25 V N-Channel MOSFET is integrated in the boost regulator. For applications where the output voltage is greater than 25 V , an external cascaded MOSFET is needed as shown in Figure 14. The voltage rating of the external MOSFET should be greater than AVDD.


FIGURE 14. CASCADED MOSFET TOPOLOGY FOR HIGH OUTPUT VOLTAGE APPLICATIONS

## DC PATH BLOCK APPLICATION

Note that there is a DC path in the boost converter from the input to the output through the inductor and diode. The input voltage will be seen at the output less a forward voltage drop of the diode before the part is enabled. If this direct connection is not desired, the following circuit can be inserted between input and inductor to disconnect the DC path when the part is disabled (see Figure 15).


FIGURE 15. CIRCUIT TO DISCONNECT THE DC PATH OF BOOST CONVERTER

## Mini SO Package Family (MSOP)



MDP0043
MINI SO PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MSOP8 | MSOP10 | TOLERANCE |  |
| A | 1.10 | 1.10 | Max. | - |
| A1 | 0.10 | 0.10 | $\pm 0.05$ | - |
| A2 | 0.86 | 0.86 | $\pm 0.09$ | - |
| b | 0.33 | 0.23 | $+0.07 /-0.08$ | - |
| c | 0.18 | 0.18 | $\pm 0.05$ | - |
| D | 3.00 | 3.00 | $\pm 0.10$ | 1,3 |
| E | 4.90 | 4.90 | $\pm 0.15$ | - |
| E1 | 3.00 | 3.00 | $\pm 0.10$ | 2,3 |
| e | 0.65 | 0.50 | Basic | - |
| L | 0.55 | 0.55 | $\pm 0.15$ | - |
| L1 | 0.95 | 0.95 | Basic | - |
| N | 8 | 10 | Reference | - |

Rev. D 2/07
NOTES:

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

