

TetraHub™ High-Speed USB Hub Controller

1.0 TetraHub[™] Features

- USB 2.0 hub
- Four downstream ports
- Multiple transaction translators—one per downstream port for maximum performance
- VID, PID, and DID configured from external SPI EEPROM
- 24-MHz external crystal
- Small package—Quad Flat Pack, no leads (QFN)
- · Integrated upstream pull-up resistor
- Integrated downstream pull-down resistors for all downstream ports
- Integrated upstream and downstream series termination resistors

- Configurable with external SPI EEPROM
 - -Number of Active Ports
 - Number of Removable Ports
 - Maximum Power
 - -Hub Controller Power
 - Power-On Timer
 - Overcurrent Timer
 - Disable Overcurrent Timer
 - Enable Full-speed Only
 - Disable Port Indicators
 - Gang Power switching
 - Enable Single TT Mode Only
 - Enable NoEOPatEOF1




Figure 1-1. Block Diagram

Cypress Semiconductor Corporation Document #: 38-08019 Rev. *G 3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised January 12, 2005



2.0 Introduction

Cypress's TetraHub[™] is a high-performance self-powered Universal Serial Bus (USB) 2.0 hub. The Tetra architecture provides four downstream USB ports, with a Transaction Translator (TT) for each port, making it the highest-performance hub possible. This single-chip device incorporates one upstream and four downstream USB transceivers, a Serial Interface Engine (SIE), USB Hub Controller and Repeater, and four TTs. It is suitable for standalone hubs, motherboard hubs, and monitor hub applications.

Being a fixed-function USB device, there is no risk or added engineering effort required for firmware development. The developer does not need to write any firmware for their design. The CY4602 Tetrahub USB 2.0 4-port Hub Reference Design Kit provides all materials and documents needed to move rapidly into production. The reference design kit includes board schematics, bill of materials, Gerber files, Orcad files, key application notes, and product description.

CY7C65640A-LFXC is a functional and pin equivalent die revision of Cypress's CY7C65640-LFXC. Changes were made to improve device performance.

2.1 TetraHub Architecture

Figure 1-1 is a block diagram of the TetraHub Architecture

2.2 USB Serial Interface Engine (SIE)

The SIE allows the CY7C65640A to communicate with the USB host through the USB repeater component of the hub. The SIE handles the following USB bus activity independently of the Hub Control Block:

- Bit stuffing/unstuffing
- Checksum generation/checking
- ACK/NAK/STALL
- TOKEN type identification
- Address checking.

2.3 Hub Controller

The Hub Control Block does the following protocol handling at a higher level:

- · Coordinate enumeration by responding to SETUP packets
- Fill and empty the FIFOs
- Suspend/Resume coordination
- Verify and select DATA toggle values
- Port power control and over-current detection.

The Hub Controller provides status and control and permits host access to the hub.

2.4 Hub Repeater

The Hub Repeater manages the connectivity between upstream and downstream facing ports that are operating at the same speed. It supports full-/low-speed connectivity and high-speed connectivity. Per the USB 2.0 specification, the Hub Repeater provides the following functions:

- Sets up and tears down connectivity on packet boundaries
- Ensures orderly entry into and out of the Suspend state, including proper handling of remote wakeups.

2.5 Transaction Translator

The TT basically translates data from one speed to another. A TT takes high-speed split transactions and translates them to full-/low-speed transactions when the hub is operating at high speed (the upstream port is connected to a high-speed host controller) and has full-/low-speed devices attached. The operating speed of a device attached on a downstream facing port determines whether the Routing Logic connects a port to the Transaction Translator or Hub Repeater section. If a low-/full-speed device is connected to the hub operating at high speed, the data transfer route includes the transaction translator. If a high-speed device is connected to this high-speed hub the route only includes the repeater and no transaction translator since the device and the hub are in conformation with respect to their data transfer speed. When the hub is operating at full speed (the upstream port is connected to a full-speed host controller), a high-speed peripheral will not operate at its full capability. These devices will only work at 1.1 speed. Full- and low-speed devices connected to this hub will operate at their 1.1 speed.

3.0 Applications

- Standalone Hubs
- Motherboard Hubs
- Monitor Hub applications
- External Personal Storage Drives
- Port Replicators
- Portable Drive
- Docking Stations

4.0 Functional Overview

The Cypress TetraHub USB 2.0 Hub is a high-performance, low-system-cost solution for USB. The TetraHub USB 2.0 Hub integrates 1.5k upstream pull-up resistors for full-speed operation and all downstream 15k pull-down resistors as well as series termination resistors on all upstream and downstream D+ and D- pins. This results in optimization of system costs by providing built-in support for the USB 2.0 specification.

4.1 System Initialization

On power-up, the TetraHub will read an external SPI EEPROM for configuration information. At the most basic level, this EEPROM will have the Vendor ID (VID), Product ID (PID), and Device ID (DID) for the customer's application. For more specialized applications, other configuration options can be specified. See section 8.0 for more details.

After reading the EEPROM, if BUSPOWER (connected to upstream VBus) is HIGH, TetraHub will enable the pull-up resistor on the D+ to indicate that it is connected to the upstream hub, after which a USB Bus Reset is expected. During this reset, TetraHub will initiate a chirp to indicate that it is a high-speed peripheral. In a USB 2.0 system, the upstream hub will respond with a chirp sequence, and TetraHub will be in a high-speed mode, with the upstream D+ pull-up resistor turned off. In USB 1.x systems, no such chirp sequence from the upstream hub will be seen, and TetraHub will operate as a normal 1.x hub (operating at full speed).



4.2 Enumeration

After a USB Bus Reset, TetraHub is in an unaddressed, unconfigured state (configuration value set to 0). During the enumeration process, the host will set the hub's address and configuration by sending a SetCongfiguration request. Changing the hub address will restore it to an unconfigured state.

For high-speed multi-TT support, the host must also set the alternate interface setting to 1 (the default mode is single-TT). Once the hub is configured, the full hub functionality is available.

4.3 Multiple Transaction Translator Support

After TetraHub is configured in a high-speed system, it will be in Single TT mode. The host may then set the hub into Multiple TT mode by sending a SetInterface command. In Multiple TT mode, each full-speed port is handled independently and thus has a full 12-Mbps bandwidth available. In Single TT mode, all traffic from the host destined for full- or low-speed ports will be forwarded to all of those ports. This means that the 12-Mbps bandwidth is shared by all full- and low-speed ports.

4.4 Downstream Ports

TetraHub supports a maximum of four downstream ports, each of which may be marked as usable or removable in the extended configuration (0xD2 EEPROM load, see section 8.2). Downstream D+ and D– pull-down resistors are incorporated in TetraHub for each port. Prior to the hub being configured, the ports are driven SE0 (Single Ended Zero, where both D+ and D– are driven LOW) and are set to the unpowered state. Once the hub is configured, the ports are not driven, and the host may power the ports by sending a SetPortPower command to each port. After a port is powered, any connect or disconnect event is detected by the hub. Any change in the port state is reported by the hub back to the host through the Status Change Endpoint (endpoint 1). Upon receipt of SetPortReset command from the host, the hub will

- Drive SE0 on the corresponding port
- · Put the port in an enabled state
- Enable the green port indicator for that port (if not previously overridden by the host)
- Enable babble detection once the port is enabled.

Babble consists of either unterminated traffic from a downstream port (or loss of activity), or a non-idle condition on the port after EOF2. If babble is detected on an enabled port, that port will be disabled. A ClearPortEnable command from the host will also disable the specified port.

Downstream ports can be individually suspended by the host with the SetPortSuspend command. If the hub is not suspended, any resume will be confined to that individual port and reflected to the host through a port change indication in the Hub Status Change Endpoint. If the hub is suspended, a resume on this port will be forwarded to the host, but other resume events will not be seen on that port. The host may resume the port by sending a ClearPortSuspend command.

4.5 Upstream Port

The upstream port includes the transmitter and the receiver state machine. The Transmitter and Receiver operate in high-

speed and full-speed depending on the current hub configuration.

The transmitter state machine monitors the upstream facing port while the Hub Repeater has connectivity in the upstream direction. This monitoring activity prevents propagation of erroneous indications in the upstream direction. In particular, this machine prevents babble and disconnect events on the downstream facing ports of this hub from propagating and causing the hub to be disabled or disconnected by the hub to which it is attached. This allows the Hub to only disconnect the offensive port on detecting a babble from it.

4.6 **Power Switching**

TetraHub includes interface signals for external port power switches. Both ganged and individual (per-port) configurations are supported, with individual switching being the default. Initially all ports are unpowered. After enumerating, the host may power each port by sending a SetPortPower command for that port. The power switching and over-current detection of downstream ports is managed by control pins connected to an external power switch device. PWR [n]# output pins of the CY7C65640A series are connected to the respective external power switch's port power enable signals. (Note that each port power output pin of the external power switch must be bypassed with an electrolytic or tantalum capacitor as required by the USB specification. These capacitors supply the inrush currents, which occur during downstream device hot-attach events.)

4.7 Over-current Detection

Over-current detection includes timed detection of 8 ms by default. This parameter is configured from the external EEPROM in a range of 0 ms to 15 ms for both an enabled port and a disabled port individually. Detection of over-current on downstream ports is managed by control pins connected to an external power switch device.

The OVR[n]# pins of the CY7C65640A series are connected to the respective external power switch's port over-current indication (output) signals. Upon detecting an over-current condition, the hub device reports the over-current condition to the host and disables the PWR# output to the external power device.

4.8 Port Indicators

The USB 2.0 port indicators are also supported directly by TetraHub. As per the specification, each downstream port of the hub supports an optional status indicator. The presence of indicators for downstream facing ports is specified by bit 7 of the wHubCharacteristics field of the hub class descriptor. The default TeraHub descriptor specifies that port indicators are supported (wHubCharacteristics, bit 7 is set). If port indicators are not included in the hub, this should be disabled by the EEPROM.

Each port indicator is strategically located directly on the opposite edge of the port which it is associated with. The indicator provides two colors: green and amber. This is implemented as two separate LEDs, one amber and the other green. A combination of hardware and software control is used to inform the user of the current status of the port or the device attached to the port and to guide the user through problem resolution. Colors and blinking are used to provide information



to the user. The significance of the color of the LED depends on the operational mode of the TetraHub. There are two modes of operation for the TetraHub port indicators: automatic and manual.

On power-up the TeraHub defaults to Automatic Mode, where the color of the Port Indicator (Green, Amber, Off) indicates the functional status of the TetraHub port. In Automatic Mode, TetraHub will turn on the green LED whenever the port is enabled and the amber LED when it has had an over-current condition detected. The color of the port indicator is set by the port state machine. Blinking of the LEDs is not supported in Automatic Mode. *Table 4-1* below identifies the mapping of color to port state in Automatic Mode. In manual mode, the indicators are under the control of the host, which can turn on one of the LEDs, or leave them off. This is done by a system software USB Hub class request. Blinking of the LEDs is supported in Manual Mode. The port indicators allow the user to intervene on any error detection. For example, when babble is detected on plugging in a defective device, or on occurrence of an overcurrent condition, the port indicators corresponding to the downstream port will blink green or only light the amber LED, respectively. *Table 4-2* below displays the color definition of the indicators when TetraHub is in Manual Mode.

Table 4-1. Automatic Port State to Port Indicator Color Mapping

| | Downstream Facing Hub Port State | | | |
|-------------------|----------------------------------------------------|---------------------------------------------------------------|------------------------------------|-----------------------------------------------|
| Port Switching | Powered Off | Disconnected, Disabled, Not Configured, Resetting, Testing | Enabled, Transmit, or TransmitR | Suspended, Resuming, SendEOR, Restart_E /S |
| With | Off or Amber if due to an Overcurrent Condition | Off | Green | Off |
| Without | Off | Off or Amber if due to an Overcurrent Condition | Green | Off |

Table 4-2. Port Indicator Color Definitions in Manual Mode

| Color Definition | Port State |
|----------------------|--------------------|
| Off | Not operational |
| Amber | Error condition |
| Green | Fully Operational |
| Blinking Off/Green | Software Attention |
| Blinking Off/Amber | Hardware Attention |
| Blinking Green/Amber | Reserved |

Note. Information presented in *Table 4-1* and *Table 4-2* is from USB 2.0 specification Tables 11-6 and 11-7, respectively.



5.0 Pin Configuration




Figure 5-1. 56-pin Quad Flat Pack No Leads (8 mm x 8 mm)



6.0 Pin Description Table

Table 6-1 below displays the pin assignments for the CY7C65640A.

Table 6-1. Pin Assignments

| 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O O SPI Chip Select. Connect to CS pin of the EEPROM. 48 SPI_SCK O O SPI Clock. Connect to EEPROM SCK pin. | Pin | Name | Туре | Default | Description | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-----------|--------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| 11 VCC Power N/A V _{CC} . This signal provides power to the chip. 15 VCC Power N/A V _{CC} . This signal provides power to the chip. 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 24 VCC Power N/A V _{CC} . This signal provides power to the chip. 39 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 46 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A G | 3 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 15 VCC Power N/A V _{CC} . This signal provides power to the chip. 19 VCC Power N/A V _{CC} . This signal provides power to the chip. 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 27 VCC Power N/A V _{CC} . This signal provides power to the chip. 33 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. | 7 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 19 VCC Power N/A V _{CC} . This signal provides power to the chip. 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 33 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A | 11 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 23 VCC Power N/A V _{CC} . This signal provides power to the chip. 27 VCC Power N/A V _{CC} . This signal provides power to the chip. 33 VCC Power N/A V _{CC} . This signal provides power to the chip. 39 VCC Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a p | 15 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 27 VCC Power N/A V _{CC} . This signal provides power to the chip. 33 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A GC. This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power | 19 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 33 VCC Power N/A V _{CC} . This signal provides power to the chip. 39 VCC Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A V _{CC} . This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Grou | 23 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 39 VCC Power N/A V _{Cc} . This signal provides power to the chip. 45 VCC Power N/A V _{cc} . This signal provides power to the chip. 55 VCC Power N/A V _{cc} . This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Conne | 27 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 45 VCC Power N/A V _{CC} . This signal provides power to the chip. 55 VCC Power N/A GND Connect to Ground with as short a path as possible. 8 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input | 33 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 55 VCC Power N/A V _{GC} . This signal provides power to the chip. 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 8 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A | 39 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 4 GND Power N/A GND. Connect to Ground with as short a path as possible. 8 GND Power N/A GND. Connect to Ground with as short a path as possible. 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 24 MDD Power N/ | 45 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 8 GND Power N/A GND Connect to Ground with as short a path as possible. 12 GND Power N/A GND Connect to Ground with as short a path as possible. 16 GND Power N/A GND Connect to Ground with as short a path as possible. 20 GND Power N/A GND Connect to Ground with as short a path as possible. 24 GND Power N/A GND Connect to Ground with as short a path as possible. 28 GND Power N/A GND Connect to Ground with as short a path as possible. 34 GND Power N/A GND Connect to Ground with as short a path as possible. 40 GND Power N/A GND Connect to Ground with as short a path as possible. 50 GND Power N/A GND Connect to Ground with as short a path as possible. 21 XIN Input N/A GND Connect to Ground with as short a path as possible. 22 XOUT Output N/A | 55 | VCC | Power | N/A | V _{CC} . This signal provides power to the chip. | |
| 12 GND Power N/A GND. Connect to Ground with as short a path as possible. 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 51 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A Z4-MHz Crystal OUT. Lethuk as short a path as possible. | 4 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 16 GND Power N/A GND. Connect to Ground with as short a path as possible. 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A Z4-MHz Crystal UN resternal Clock Input. 24 | 8 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 20 GND Power N/A GND. Connect to Ground with as short a path as possible. 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 24 MIN Input N/A GND. Connect to Ground with as short a path as possible. 24 MUT Mutput < | 12 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 24 GND Power N/A GND. Connect to Ground with as short a path as possible. 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 24 MOIT Output N/A GND. Connect to Ground with as short a path as possible. 24 XIN Input N/A GND. Connect to Ground with as short a path as possible. 25 XOUT Output N/A Z4-MHz Crystal OUT. A 46 | 16 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 28 GND Power N/A GND. Connect to Ground with as short a path as possible. 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A Z4-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A Z4-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V, through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the this, in o ther special power-up procedure is required. 26 BUSPOWER Input | 20 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 34 GND Power N/A GND. Connect to Ground with as short a path as possible. 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A GND. Connect to Ground with as short a path as possible. 22 XOUT Output N/A Q4-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V _d through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the difficult on this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may e | 24 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 40 GND Power N/A GND. Connect to Ground with as short a path as possible. 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A 24-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V _d through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Chip Select. Connect to CS pin of the EEPROM. 49 SPI_SD I/O/Z <t< td=""><td>28</td><td>GND</td><td>Power</td><td>N/A</td><td>GND. Connect to Ground with as short a path as possible.</td></t<> | 28 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 47 GND Power N/A GND. Connect to Ground with as short a path as possible. 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A Z4-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A Z4-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to Verticity of through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE Z5 SPI_CS O SPI Chip Select. Connect to CS pin of the EEPROM. 48 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. 49 SPI_SD I/O/Z Z SPI Dataline C | 34 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 50 GND Power N/A GND. Connect to Ground with as short a path as possible. 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A 24-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V _o through a 10K resistor, and to GND through a 0.1-µF capacitor. Other the this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Chip Select. Connect to CS pin of the EEPROM. 48 SPI_SCK O SPI Clock. Connect to EPROM SCK pin. SPI SPI_SD 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. UPSTREAM PORT 17 | 40 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 56 GND Power N/A GND. Connect to Ground with as short a path as possible. 21 XIN Input N/A 24-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V _d through a 100K resistor, and to GND through a 0.1-µF capacitor. Other that this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Clock. Connect to EEPROM SCK pin. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. UPSTREAM PORT I/O/Z Z Upstream D– Signal. | 47 | GND | Power | N/A | GND. Connect to Ground with as short a path as possible. | |
| 21 XIN Input N/A 24-MHz Crystal IN or External Clock Input. 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V ₀ through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Chip Select. Connect to CS pin of the EEPROM. 48 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. 17 D- I/O/Z Z Upstream D- Signal. | 50 | GND | Power | N/A | · · · | |
| 22 XOUT Output N/A 24-MHz Crystal OUT. 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to Vot through a 100K resistor, and to GND through a 0.1-µF capacitor. Other that is, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Chip Select. Connect to EEPROM SCK pin. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. 17 D- I/Q/Z Z Upstream D- Signal. | 56 | GND | Power | N/A | GND . Connect to Ground with as short a path as possible. | |
| 46 RESET# Input N/A Active LOW Reset. This pin resets the entire chip. It is normally tied to V ₀ through a 100K resistor, and to GND through a 0.1-µF capacitor. Other the this, no other special power-up procedure is required. 26 BUSPOWER Input N/A VBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source. SPI INTERFACE 25 SPI_CS O SPI Chip Select. Connect to EEPROM SCK pin. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. 17 D- I/O/Z Z Upstream D- Signal. | 21 | XIN | Input | N/A | 24-MHz Crystal IN or External Clock Input. | |
| 26BUSPOWERInputN/AVBUS. Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source.SPI INTERFACE25SPI_CSOOSPI Chip Select. Connect to CS pin of the EEPROM.48SPI_SCKOOSPI Clock. Connect to EEPROM SCK pin.49SPI_SDI/O/ZZSPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM.UPSTREAM PORTI/O/ZZUpstream D- Signal. | 22 | | Output | | - | |
| indicates to the hub that it is in a powered state, and may enable the D+ p up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be used as a power source.SPI INTERFACE25SPI_CSOO25SPI_SCKOO48SPI_SCKOO49SPI_SDI/O/ZZSPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM.UPSTREAM PORT17D-I/O/ZZUpstream D- Signal. | 46 | RESET# | Input | N/A | through a 100K resistor, and to GND through a 0.1-µF capacitor. Other than | |
| 25 SPI_CS O O SPI Chip Select. Connect to CS pin of the EEPROM. 48 SPI_SCK O O SPI Clock. Connect to EEPROM SCK pin. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. UPSTREAM PORT 17 D- I/O/Z Z Upstream D- Signal. | 26 | BUSPOWER | Input | N/A | indicates to the hub that it is in a powered state, and may enable the D+ pull- up resistor to indicate a connection. (The hub will do so after the external EEPROM is read, unless it is put into a high-speed mode by the upstream hub). The hub can not be bus powered, and the VBUS signal must not be | |
| 48 SPI_SCK O O SPI Clock. Connect to EEPROM SCK pin. 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. UPSTREAM PORT 17 D- I/O/Z Z Upstream D- Signal. | SPI IN | | | | | |
| 49 SPI_SD I/O/Z Z SPI Dataline Connect to GND with 15-KΩ resistor and to the Data I/O pin of the EEPROM. UPSTREAM PORT I/O/Z Z Upstream D– Signal. | | | | 0 | | |
| Of the EEPROM. UPSTREAM PORT 17 D- I/O/Z Z Upstream D- Signal. | - | | | | | |
| 17 D– I/O/Z Z Upstream D– Signal. | | | I/O/Z | Z | SPI Dataline Connect to GND with 15-K Ω resistor and to the Data I/O pins of the EEPROM. | |
| | UPST | REAM PORT | | | | |
| 18 D+ I/O/Z Z Upstream D+ Signal. | 17 | D- | I/O/Z | | Upstream D– Signal. | |
| | 18 | D+ | I/O/Z | Z | Upstream D+ Signal. | |



Table 6-1. Pin Assignments (continued)

| Pin | Name | Туре | Default | Description |
|------|-----------------------|-------|---------|-----------------------------------------------------------------------|
| DOWN | STREAM PORT 1 | | 1 | |
| 13 | DD-[1] | I/O/Z | Z | Downstream D– Signal. |
| 14 | DD+[1] | I/O/Z | Z | Downstream D+ Signal. |
| 36 | AMBER#[1] | 0 | 1 | LED. Driver output for Amber LED. Port Indicator Support. Active LOW. |
| 35 | GREEN#[1] | 0 | 1 | LED. Driver output for Green LED. Port Indicator Support. Active LOW. |
| 30 | OVR#[1] | Input | 1 | Overcurrent Condition Detection Input. Active LOW. |
| 29 | PWR#[1] | O/Z | Z | Power Switch Driver Output. Active LOW. |
| DOWN | STREAM PORT 2 | 2 | | |
| 9 | DD-[2] | I/O/Z | Z | Downstream D– Signal. |
| 10 | DD+[2] | I/O/Z | Z | Downstream D+ Signal. |
| 38 | AMBER#[2] | 0 | 1 | LED. Driver output for Amber LED. Port Indicator Support. Active LOW. |
| 37 | GREEN#[2] | 0 | 1 | LED. Driver output for Green LED. Port Indicator Support. Active LOW. |
| 32 | OVR#[2] | Input | 1 | Overcurrent Condition Detection Input. Active LOW. |
| 31 | PWR#[2] | O/Z | Z | Power Switch Driver Output. Active LOW. |
| DOWN | ISTREAM PORT 3 | 5 | L | |
| 5 | DD-[3] | I/O/Z | Z | Downstream D– Signal. |
| 6 | DD+[3] | I/O/Z | Z | Downstream D+ Signal. |
| 42 | AMBER#[3] | 0 | 1 | LED. Driver output for Amber LED. Port Indicator Support. Active LOW. |
| 41 | GREEN#[3] | 0 | 1 | LED. Driver output for Green LED. Port Indicator Support. Active LOW. |
| 53 | OVR#[3] | Input | 1 | Overcurrent Condition Detection Input. Active LOW. |
| 54 | PWR#[3] | O/Z | Z | Power Switch Driver Output. Active LOW. |
| DOWN | ISTREAM PORT 4 | ļ | | |
| 1 | DD-[3] | I/O/Z | Z | Downstream D– Signal. |
| 2 | DD+[3] | I/O/Z | Z | Downstream D+ Signal. |
| 44 | AMBER#[3] | 0 | 1 | LED. Driver output for Amber LED. Port Indicator Support. Active LOW. |
| 43 | GREEN#[3] | 0 | 1 | LED. Driver output for Green LED. Port Indicator Support. Active LOW. |
| 51 | OVR#[3] | Input | 1 | Overcurrent Condition Detection Input. Active LOW. |
| 52 | PWR#[3] | O/Z | Z | Power Switch Driver Output. Active LOW. |

Unused port DD+/DD- lines can be left floating. The port power, amber, and green LED pins should be left unconnected, and the overcurrent pin should be tied HIGH. The overcurrent pin is an input and it should not be left floating.



Default Descriptors 7.0

7.1 **Device Descriptor**

The standard device descriptor for TetraHub is based on the VID, PID, and DID found in the SPI EEPROM. This VID/PID/DID in the EEPROM will overwrite the default VID/PID/DID. If no EEPROM is used, the TetraHub will enumerate with the default descriptor values as shown below.

| Byte | Full Speed | High Speed | Field Name | Description |
|--------|------------|------------|--------------------|------------------------------------------------|
| 0 | 0x12 | 0x12 | bLength | 18 Bytes |
| 1 | 0x01 | 0x01 | bDescriptorType | DEVICE_DESCRIPTOR |
| 2,3 | 0x0200 | 0x0200 | bcdUSB | USB specification 2.0 |
| 4 | 0x09 | 0x09 | bDeviceClass | HUB |
| 5 | 0x00 | 0x00 | bDeviceSubClass | None |
| 6 | 0x00 | 0x02 | bDeviceProtocol | None |
| 7 | 0x40 | 0x40 | bMaxPacketSize0 | 64 bytes |
| 8,9 | 0x04B4 | 0xx04B4 | wldVendor | VID (overwritten by what is defined in EEPROM) |
| 10,11 | 0x6560 | 0x6560 | wldProduct | PID (overwritten by what is defined in EEPROM) |
| 12, 13 | 0x000B | 0x000B | wbcdDevice | DID (overwritten by what is defined in EEPROM) |
| 14 | 0x00 | 0x00 | iManufacturer | No manufacturer string supported |
| 15 | 0x00 | 0x00 | iProduct | No product string supported |
| 16 | 0x00 | 0x00 | iSerialNumber | No serial string supported |
| 17 | 0x01 | 0x01 | bNumConfigurations | One configuration supported |

7.2 **Configuration Descriptor**

| Byte | Full Speed | High Speed | Field Name | Description |
|------|------------|-----------------------|---------------------|---------------------------------|
| 0 | 0x09 | 0x09 | bLength | 9 Bytes |
| 1 | 0x02 | 0x02 | bDescriptorType | CONFIG_DESCRIPTOR |
| 2 | 0x0019 | 0x0029 ^[1] | wTotalLength | Length of all other descriptors |
| 4 | 0x01 | 0x01 | bNumInterfaces | 1 |
| 5 | 0x01 | 0x01 | bConfigurationValue | The configuration to be used |
| 6 | 0x00 | 0x00 | iConfiguration | |
| 7 | 0xE0 | 0xE0 | bmAttributes | |
| 8 | 0x32 | 0x32 ^[2] | bMaxPower | |

7.3 **Interface Descriptor**

| Byte | Full Speed | High Speed | Field Name | Description |
|------|------------|------------|--------------------|----------------------|
| 0 | 0x09 | 0x09 | bLength | 9 Bytes |
| 1 | 0x04 | 0x04 | bDescriptorType | INTERFACE_DESCRIPTOR |
| 2 | 0x00 | 0x00 | bInterfaceNumber | |
| 3 | 0x00 | 0x00 | bAlternateSetting | |
| 4 | 0x01 | 0x01 | bNumEndpoints | |
| 5 | 0x09 | 0x09 | bInterfaceClass | |
| 6 | 0x00 | 0x00 | bInterfaceSubClass | |
| 7 | 0x00 | 0x01 | bInterfaceProtocol | |
| 8 | 0x00 | 0x00 | iInterface | |

Notes:

This value is reported as 0x19 if the hub is configured in Single-TT mode. This value is configured through the External EEPROM. 1. 2.



7.4 Endpoint Descriptor

| Byte | Full Speed | High Speed | Field Name | Description |
|------|------------|------------|------------------|---------------------|
| 0 | 0x07 | 0x07 | bLength | 7 Bytes |
| 1 | 0x05 | 0x05 | bDescriptorType | ENDPOINT_DESCRIPTOR |
| 2 | 0x81 | 0x81 | bEndpointAddress | IN Endpoint #1 |
| 3 | 0x03 | 0x03 | bmAttributes | Interrupt |
| 4,5 | 0x0001 | 0x0001 | wMaxPacketSize | Maximum Packet Size |
| 6 | 0xFF | 0x0C | bInterval | Polling Rate |

7.5 Interface Descriptor^[3]

| Byte | Full Speed | High Speed | Field Name | Description |
|------|------------|------------|--------------------|-------------------------------------|
| 0 | N/A | 0x09 | bLength | 9 Bytes |
| 1 | N/A | 0x04 | bDescriptorType | INTERFACE_DESCRIPTOR |
| 2 | N/A | 0x00 | bInterfaceNumber | Interface Descriptor Index |
| 3 | N/A | 0x01 | bAlternateSetting | Alternate Setting for the Interface |
| 4 | N/A | 0x01 | bNumEndpoints | Number of Endpoints Defined |
| 5 | N/A | 0x09 | bInterfaceClass | Interface Class |
| 6 | N/A | 0x00 | bInterfaceSubClass | Interface Sub-Class |
| 7 | N/A | 0x02 | bInterfaceProtocol | Interface Protocol |
| 8 | N/A | 0x00 | bInterface | Interface String Index |

7.6 Endpoint Descriptor^[3]

| Byte | Full Speed | High Speed | Field Name | Description |
|------|------------|------------|------------------|---------------------|
| 0 | N/A | 0x07 | bLength | 7 Bytes |
| 1 | N/A | 0x05 | bDescriptorType | ENDPOINT_DESCRIPTOR |
| 2 | N/A | 0x81 | bEndpointAddress | IN Endpoint #1 |
| 3 | N/A | 0x03 | bmAttributes | Interrupt |
| 4,5 | N/A | 0x0001 | wMaxPacketSize | Maximum Packet Size |
| 6 | N/A | 0x0C | bInterval | Polling Rate |

7.7 Device Qualifier Descriptor

| Full Speed | High Speed | Field Name | Description |
|------------|------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x0A | 0x0A | bLength | 10 Bytes |
| 0x06 | 0x06 | bDescriptorType | DEVICE_QUALIFIER |
| 0x0200 | 0x0200 | bcdUSB | |
| 0x09 | 0x09 | bDeviceClass | |
| 0x00 | 0x00 | bDeviceSubClass | |
| 0x02 | 0x00 | bDeviceProtocol | |
| 0x40 | 0x40 | bMaxPacketSize0 | |
| 0x01 | 0x01 | bNumConfigurations | |
| 0x00 | 0x00 | bReserved | |
| | 0x0A 0x06 0x0200 0x09 0x00 0x00 0x02 0x40 0x01 | 0x0A 0x0A 0x06 0x06 0x0200 0x0200 0x09 0x09 0x02 0x00 0x02 0x00 0x01 0x01 | OxOAOxOAbLength0x060x06bDescriptorType0x02000x0200bcdUSB0x090x09bDeviceClass0x000x00bDeviceSubClass0x020x00bDeviceProtocol0x400x40bMaxPacketSize00x010x01bNumConfigurations |

Note:

3. If TetraHub is configured for single-TT only (from the external EEPROM), this descriptor is not present.



Hub Descriptor 7.8

| Byte | All Speeds | Field Name | Description | |
|------|-----------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| 0 | 0x09 | bLength | 9 Bytes | |
| 1 | 0x29 | bDescriptorType | HUB Descriptor | |
| 2 | 0x04 ^[4] | bNbrPorts | Number of ports supported | |
| 3,4 | 0x0089 ^[4] | wHubCharacteristics | b1, b0: Logical Power Switching Mode 00: Ganged power switching (all ports' power at once) 01: Individual port power switching (Default in TetraHub) b2: Identifies a Compound Device, 0: Hub is not part of a compound device (Default in TetraHub), 1: Hub is part of a compound device. b4, b3: Over-current Protection Mode 00: Global Overcurrent Protection. The hub reports overcurrent as a summation of all ports current draw, without a breakdown of individual port overcurrent status. 01: Individual Port Overcurrent Protection. The hub reports overcurrent on a per-port basis. Each port has an over-current status (Default in TetraHub). 1X: No Overcurrent Protection. This option is allowed only for buspowered hubs that do not implement overcurrent protection. b6, b5: TT Think Time 00: TT requires at most 8 FS bit times of inter transaction gap on a full-/low-speed downstream bus (Default in TetraHub). 01: TT requires at most 24 FS bit times. 10: TT requires at most 32 FS bit times. b7: Port Indicators Supported, 0: Port Indicators are not supported on its downstream facing ports and the PORT_INDICATOR request has no effect. 1: Port Indicators are supported on its downstream facing ports and the PORT_INDICATOR request controls the indicators. See Section 4 and 9 (Default in TetraHub). | |
| 5 | 0x32 ^[4] | bPwrOn2PwrGood | Time from when the port is powered to when the power is good on that port | |
| 6 | 0x64 ^[4] | bHubContrCurrent | Maximum current requirement for the Hub Controller | |
| 7 | 0x00 ^[4] | bDeviceRemovable | Indicates if the port has a removable device attached | |
| 8 | 0xFF ^[4] | bPortPwrCtrlMask | Required for compatibility with software written for 1.0 compliant devices | |

Note: 4. This value is configured through the External EEPROM.



8.0 Configuration Options

Systems using TetraHub must have an external EEPROM in order for the device to have a unique VID, PID, and DID. The TetraHub can talk to SPI EEPROM that are double byte addressable only. TetraHub uses the command format from the '040 parts. The TetraHub cannot talk to '080 EEPROM parts, as the read command format used for talking to '080 is not the same as '040. The '010s and '020s uses the same command format as used to interface with the '040 and hence these can also be used to interface with the TetraHub.

8.1 Default – 0xD0 Load

When used in default mode, only a unique VID, PID, and DID must be present in the external SPI EEPROM. The contents of the EEPROM must contain this information in the following format:

| Byte | Value |
|------|-----------|
| 0 | 0xD0 |
| 1 | VID (LSB) |
| 2 | VID (MSB) |
| 3 | PID (LSB) |
| 4 | PID (MSB) |
| 5 | DID (LSB) |
| 6 | DID (MSB) |

8.2 Configured – 0xD2 Load

| Byte | Value (MSB->LSB) |
|------|-------------------------------------------------------------------------------------------------------------------------|
| 0 | 0xD2 |
| 1 | VID (LSB) |
| 2 | VID (MSB) |
| 3 | PID (LSB) |
| 4 | PID (MSB) |
| 5 | DID (LSB) |
| 6 | DID (MSB) |
| 7 | EnableOverCurrentTimer[3:0], DisableOvercurrent- Timer[3:0] |
| 8 | ActivePorts[3:0], RemovablePorts[3:0] |
| 9 | MaxPower |
| 10 | HubControllerPower |
| 11 | PowerOnTimer |
| 12 | IllegalHubDescriptor, Unused, FullspeedOnly, NoPortIndicators, Reserved, GangPowered, SingleT- TOnly, NoEOPatEOF1 |

Byte 0: 0xD2

Needs to be programmed with 0xD2

Byte 1: VID (LSB)

Least Significant Byte of Vendor ID

Byte 2: VID (MSB)

Most Significant Byte of Vendor ID

Byte 3: PID (LSB)

Least Significant Byte of Product ID

Byte 4: PID (MSB)]

Most Significant Byte of Product ID

Byte 5: DID (LSB)

Least Significant Byte of Device ID

Byte 6: DID (MSB)]

Most Significant Byte of Device ID

Byte 7: EnableOvercurrentTimer[3:0], DisabledOvercurrentTimer[3:0]

Count time in ms for filtering overcurrent detection. Bits 7–4 are for an enabled port, and bits 3–0 are for a disabled port. Both range from 0 ms to 15 ms. See section 4.8. Default: 8 ms = 0x88.

Byte 8: ActivePorts[3:0], RemovablePorts[3:0]

Bits 7–4 are the ActivePorts[3:0] bits that indicates if the corresponding port is usable. For example, a two-port hub that uses ports 1 and 4 would set this field to 0x09. The total number of ports reported in the Hub Descriptor: bNbrPorts field is calculated from this. Bits 3–0 are the Removable-Ports[3:0] bits that indicates whether the corresponding port is removable (set to HIGH). This bit's values are recorded appropriately in the HubDescriptor:DeviceRemovable field. Default: 0xFF.

Byte 9: MaximumPower

This value is reported in the ConfigurationDescriptor:bMax-Power field and is the current in 2-mA intervals that is required from the upstream hub. Default: 0x32 = 100 mA

Byte 10: HubControllerPower

This value is reported in the HubDescriptor:bHubContrCurrent field and is the current in milliamperes required by the hub controller. Default: 0x64 = 100 mA.

Byte 11: PowerOnTimer

This value is reported in the HubDescriptor:bPwrOn2PwrGood field and is the time in 2-ms intervals from the SetPortPower command until the power on the corresponding downstream port is good. Default: 0x32 =100 ms.

Byte 12: IllegalHubDescriptor, Unused, FullspeedOnly, NoPortIndicators, Reserved, GangPowered, SingleT-TOnly, NoEOPatEOF1

Bit 7: IllegalHubDescriptor: For GetHubDescriptor request, some USB hosts use a DescriptorTypeof 0x00 instead of HUB_DESCRIPTOR, 0x29. According to the USB 2.0 standard, a hub must treat this as a Request Error, and STALL the transaction accordingly (USB 2.0, 11.24.2.5). For systems that do not accept this, the IllegalHubDescriptor configuration bit may be set to allow TetraHub to accept a DescriptorType of 0x00 for this command. Default is 0, recommended setting is 1.

Bit 6: Unused: This bit is an unused, don't care bit and can be set to anything.

Bit 5: Fullspeed: Only configures the hub to be a full-speed only device. Default set to 0.



Bit 4: NoPortIndicators: Turns off the port indicators and does not report them as present in the HubDescriptor, wHubCharacteristics b7 field. Default set to 0.

Bit 3: Reserved: This bit is reserved and should not be set to 1. Must be set to 0.

Bit 2: GangPowered: Indicates whether the port power switching is ganged (set to 1) or per-port (set to 0). This is reported in the HubDescriptor, wHubCharacteristics field, b4, b3, b1, and b0. Default set to 0.

9.0 Supported USB Requests

9.1 Device Class Commands

Table 9-1. Device Class Requests

Bit 1: SingleTTOnly: Indicates that the hub should only support single Transaction Translator mode. This changes various descriptor values. Default set to 0.

Bit 0: NoEOPatEOF1 turns off the EOP generation at EOF1 in full-speed mode. Note that several USB 1.1 hosts can not handle EOPatEOF1 properly. Cypress recommends that this option be turned off for general-purpose hubs. Default is 0, recommended setting is 1.

| Request | bmRequestType | bRequest | wValue | wIndex | wLength | Data |
|-------------------------------------------|---------------|----------|------------------------|------------------------|----------------------|---------------------------|
| GetDeviceStatus | 1000000B | 0x00 | 0x0000 | 0x0000 | 0x0002 | 2 Byte Device Status |
| GetInterfaceStatus | 10000001B | 0x00 | 0x0000 | 0x0000 | 0x0002 | 2 Byte Endpoint Status |
| GetEndpointStatus | 10000010B | 0x00 | 0x0000 | 0x0000 | 0x0002 | 2 Byte Endpoint Status |
| GetDeviceDescriptor | 1000000B | 0x06 | 0x0001 | Zero or Language ID | Descriptor Length | Descriptor |
| GetConfigDescriptor | 1000000B | 0x06 | 0x0002 | Zero or Language ID | Descriptor Length | Descriptor |
| GetDeviceQualifierDe- scriptor | 1000000B | 0x06 | 0x0006 | Zero or Language ID | Descriptor Length | Descriptor |
| GetOtherSpeedConfigura- tionDescriptor | 1000000B | 0x06 | 0x0007 | Zero or Language ID | Descriptor Length | Descriptor |
| GetConfiguration ^[5] | 1000000B | 0x08 | 0x0000 | 0x0000 | 0x0001 | Configuration value |
| SetCongfiguration ^[5] | 00000000B | 0x09 | Configuration Value | 0x0000 | 0x0000 | None |
| GetInterface | 1000001B | 0xA | 0x0000 | 0x0000 | 0x0001 | Interface Number |
| SetInterface | 00000001B | 0x0B | Alternate Setting | Interface Number | 0x0000 | None |
| SetAddress | 0000000B | 0x05 | Device Address | 0x0000 | 0x0000 | None |
| SetDeviceRemoteWakeup | 0000000B | 0x03 | 0x01 | 0x0000 | 0x0000 | None |
| SetDeviceTest_J | 0000000B | 0x03 | 0x02 | 0x0100 | 0x0000 | None |
| SetDeviceTest_K | 0000000B | 0x03 | 0x02 | 0x0200 | 0x0000 | None |
| SetDeviceTest_SE0_NAK | 0000000B | 0x03 | 0x02 | 0x0300 | 0x0000 | None |
| SetDeviceTest_Packet | 0000000B | 0x03 | 0x02 | 0x0400 | 0x0000 | None |
| SetEndpointHalt | 0000000B | 0x03 | 0x00 | 0x0000 | 0x0000 | None |
| ClearDeviceRe- moteWakeup | 0000000B | 0x01 | 0x01 | 0x0000 | 0x0000 | None |
| ClearEndpointHalt | 0000000B | 0x01 | 0x00 | 0x0000 | 0x0000 | None |

Note:

5. Only one configuration is supported in TetraHub.



9.2 **Hub Class Commands**

Table 9-2. Hub Class Requests

| Request | bmRequestType | bRequest | wValue | wIndex | wLength | Data |
|------------------|---------------|----------|---------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------|-------------------------------------------------------------------------------------|
| GetHubStatus | 10100000B | 0x00 | 0x0000 | 0x0000 | 0x0004 | Hub Status (See Table 11-19 of Spec) Change Status (See Table 11-20 of Spec) |
| GetPortStatus | 10100011B | 0x00 | 0x0000 | Byte 0: 0x00 Byte 1: Port | 0x0004 | Port Status (See Table 11-21 of Spec) Change Status (See Table 11-20 of Spec) |
| ClearHubFeature | 00100000B | 0x01 | Feature Selectors ^[6] 0 or 1 | 0x0000 | 0x0000 | None |
| ClearPortFeature | 00100011B | 0x01 | Feature Selectors ^[6] 1, 2, 8, 16, 17, 18, 19, or 20 | Byte 0: 0x00 Byte 1: Port | 0x0000 | None |
| ClearPortFeature | 00100011B | 0x01 | Feature Byte 0: Selectors ^[6] 22 Selectors ^[7] (PORT_INDICATOR) 0, 1, 2, or 3 Byte 1: Port | | 0x0000 | None |
| SetHubFeature | 00100000B | 0x03 | Feature Selector ^[6] | 0x0000 | 0x0000 | TetraHub STALLs this request |
| SetPortFeature | 00100011B | 0x03 | Feature Selectors ^[6] 2, 4 or 8 | Port | 0x0000 | None |
| SetPortFeature | 00100011B | 0x03 | Feature Selector ^[6] 21 (PORT_TEST) | Byte 0: Selectors ^[8] 1,2, 3, 4 or 5 Byte 1: Port | 0x0000 | None |
| SetPortFeature | 00100011B | 0x03 | Feature Selector ^[6] 22 (PORT_INDICATOR) | Byte 0: Selectors ^[7] 0, 1, 2, or 3 Byte 1: Port | 0x0000 | None |
| GetHubDescriptor | 10100000B | 0x06 | Descriptor Type and Descriptor Index | | Hub Descriptor Length | |
| ClearTTBuffer | 00100011B | 0x08 | Dev_Addr, EP_Num | TT_Port | 0x0000 | None |
| ResetTT | 00100000B | 0x09 | 0x0000 | Byte 0: 0x00 Byte 1: Port | 0x0000 | None |
| GetTTState | 10100011B | 0X0A | TT_Flags | Byte 0: 0x00 Byte 1: Port | TT State Length | TT State |
| StopTT | 00100011B | 0x0B | 0x0000 | Byte 0: 0x00 Byte 1: Port | 0x0000 | None |

Note:

Feature selector values for different features are presented in *Table 9-3*. Selector values for different features are presented in *Table 9-5*. Selector values for different features are presented in *Table 9-4*.

6. 7. 8.



Table 9-3. Hub Class Feature Selector

| Feature Selector | Recipient | Value |
|---------------------|-----------|-------|
| C_HUB_LOCAL_POWER | Hub | 0 |
| C_HUB_OVER_CURRENT | Hub | 1 |
| PORT_CONNECTION | Port | 0 |
| PORT_ENABLE | Port | 1 |
| PORT_SUSPEND | Port | 2 |
| PORT_RESET | Port | 4 |
| PORT_POWER | Port | 8 |
| PORT_LOW_SPEED | Port | 9 |
| C_PORT_CONNECTION | Port | 16 |
| C_PORT_ENABLE | Port | 17 |
| C_PORT_SUSPEND | Port | 18 |
| C_PORT_OVER_CURRENT | Port | 19 |
| C_PORT_RESET | Port | 20 |
| PORT_TEST | Port | 21 |
| PORT_INDICATOR | Port | 22 |

10.0 Upstream USB Connection

The following is a schematic of the USB upstream connector.



| PORT_TEST Mode Description | Selector Value |
|----------------------------|----------------|
| Test_J | 1 |
| Test_K | 2 |
| Test_SE0_NAK | 3 |
| Test_Packet | 4 |
| Test_Force_Enable | 5 |

Table 9-5. Port Indicator Selector for Feature Selector PORT_INDICATOR (0x22)

| Port Indicator Color | Selector Value | Port Indicator Mode |
|------------------------------------------------------|-------------------|------------------------|
| Color Set Automatically as shown in <i>Table 4-1</i> | 0 | Automatic Mode |
| Amber | 1 | Manual Mode |
| Green | 2 | Manual Mode |
| Off | 3 | Manual Mode |




Figure 10-1. USB Upstream Port Connection

11.0 Downstream USB Connections

The following is a schematic of the USB downstream connector.




Figure 11-1. USB Downstream Port Connection



12.0 **LED Connections**

The following is a schematic of the LED circuitry.




Figure 12-1. USB Downstream Port Connection



13.0 Sample Schematic




Figure 13-1. Sample Schematic



CY7C65640A

14.0 Electrical Characteristics

14.1 Absolute Maximum Ratings

| Storage Temperature65°C to +150 °C |
|-------------------------------------------------------|
| Ambient Temperature with Power Applied0°C to +70°C |
| Supply Voltage to Ground Potential0.5V to +4.0V |
| DC Voltage Applied to Outputs |
| in High Z State–0.5V to V _{CC} + 0.5V |
| Power Dissipation (4 HS ports)1.6W |

14.2 Operating Conditions

| T_{A} (Ambient Temperature Under Bias) | 0°C to +70°C |
|------------------------------------------|---------------------|
| Supply Voltage | +3.15V to +3.45V |
| Ground Voltage | 0V |
| FOSC (Oscillator or Crystal Frequency) | 24 MHz ± 0.05%, |
| parallel resonan | t, fundamental mode |

14.3 DC Electrical Characteristics

| Parameter | Description | Conditions | Min. | Тур. | Max. | Unit |
|--------------------|---------------------------------------|-------------------------------------|------|------|------|------|
| V _{CC} | Supply Voltage | | 3.15 | 3.3 | 3.45 | V |
| V _{IH} | Input High Voltage | | 2 | | 5.25 | V |
| V _{IL} | Input Low Voltage | | -0.5 | | 0.8 | V |
| I _I | Input Leakage Current | $0 < V_{IN} < V_{CC}$ | | | ±10 | μA |
| V _{OH} | Output Voltage High | I _{OUT} = 4 mA | 2.4 | | | V |
| V _{OL} | Output Low Voltage | $I_{OUT} = -4 \text{ mA}$ | | | 0.4 | V |
| I _{OH} | Output Current High | | | | 4 | mA |
| I _{OL} | Output Current Low | | | | 4 | mA |
| C _{IN} | Input Pin Capacitance | | | | 10 | pF |
| I _{SUSP} | Suspend Current | | | 100 | | μA |
| I _{CC} | Supply Current | | | | | |
| | 4 Active ports | Full-speed Host, Full-speed Devices | | 255 | | mA |
| | | High-speed Host, High-speed Devices | | 460 | | mA |
| | | High-speed Host, Full-speed Devices | | 395 | | mA |
| | 2 Active Ports | Full-speed Host, Full-speed Devices | | 255 | | mA |
| | | High-speed Host, High-speed Devices | | 415 | | mA |
| | | High-speed Host, Full-speed Devices | | 380 | | mA |
| | No Active Ports | Full-speed Host | | 255 | | mA |
| | | High-speed Host | | 370 | | mA |
| USB Transc | eiver | 1 | | | | |
| Z _{HSDRV} | Driver Output Resistance | | 41 | 45 | 49 | Ω |
| li | Input Leakage Current | | | ±0.1 | ±5 | μA |
| I _{OZ} | Three-state Output OFF-State Current | | | | ±10 | μA |
| V _{HSRS} | High-speed Receiver Sensitivity Level | | 210 | | | mV |
| T _{rfi} | Full-speed Frame Jitter | | | | 133 | ns |




14.4 AC Electrical Characteristics

Both the upstream USB transceiver and all four downstream transceivers have passed the USB-IF USB 2.0 Electrical Certification Testing.

14.4.1 Serial Peripheral Interface

| Parameter | Description | Conditions | Min. | Тур. | Max. | Unit |
|-----------|----------------------|------------|------|------|------|------|
| | Clock Rise/Fall Time | | | | 500 | ns |
| | Clock Frequency | | | | 250 | kHz |
| | Data Set-up Time | | 50 | | | ns |
| | Hold Time | | 100 | | | ns |
| | Reset period | | 1.9 | | | ms |

14.4.2 Eye Diagram






15.0 Ordering Information

| Ordering Code | Package Type |
|-----------------|--------------------------------------------------|
| CY7C65640A-LFXC | 56-pin QFN Lead-free Package |
| CY4602 | TetraHub USB 2.0 4 port Hub Reference Design Kit |

16.0 Package Diagrams

The TetraHub is available in a space-saving 56-pin QFN $(8 \times 8 \text{ mm})$.

56-Lead QFN 8 x 8 MM LF56A



Dimensions are in millimeters MIN

Note. The bottom metal pad size varies by product due to die size variable. If metal pad design or dimension are critical with your board designs, please contact a Cypress Sales office to get the specific outline option.

16.1 Quad Flat Package No Leads (QFN) Package Design Notes

The QFN (Quad Flatpack No Leads), being a lead free package, the electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the lands on the bottom surface of the package to the PCB. Hence special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper (Cu) fill should be designed into the PCB as a thermal pad under the package. Heat is transferred from the TetraHub through the device's metal paddle on the bottom side of the package. Heat from here is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a 5 x 5 array of via. A via is a plated through-hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each

via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

Please follow the layout guidelines provided in the PCB layout files accompanied with the CY4602 TetraHub Reference Design Kit. The information in this section was derived from the original application note by the package vendor. For further information on this package design please refer to the application note "Surface Mount Assembly of AMKOR's MicroLeadFrame (MLF) Technology". This application note can be downloaded from AMKOR's website from the following URL

http://www.amkor.com/products/notes_papers/MLF_AppNote _0301.pdf.

This application note provides detailed information on board mounting guidelines, soldering flow, rework process, etc.

Figure 16-1 below displays a cross-sectional area underneath the package. The cross section is of only one via. The solder Paste template needs to be designed to allow at least 50% solder coverage. The thickness of the solder paste template should be 5 mil. It is recommended that "No Clean", type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow.






Figure 16-1. Cross-section of the Area Underneath the QFN Package

Figure 16-2a is a plot of the solder mask pattern and *Figure 0-1b* displays an X-Ray image of the assembly (darker areas indicate solder).




Figure 16-2a. Plot of the Solder Mask (White Area)




Figure 0-1b. X-Ray Image of the Assembly

TetraHub is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress



Document History Page

| DEV | FONING | La sua Dat | Orig. of | Description of Ohemma |
|------|---------|------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REV. | ECN NO. | Issue Date | Change | Description of Change |
| ** | 113506 | 04/25/02 | BHA | New Data Sheet (preliminary) |
| *A | 116812 | 08/15/02 | MON | Supply voltage range changed from 3.3V–3.6V to 3.15V–3.45 Added EPROM types that can be used with HX2 (p. 14) Added description of bit 7 of Byte 12 (Illegal Hub Descriptor) D2 Load (p. 15) Added high speed sensitivity level of receiver (p. 20) Added QFN package design notes (section 16.1) |
| *В | 118518 | 10/31/02 | MON | Fixed the Spec field in the Default Device Descriptor section 7.1 Fixed Interface Protocol field of the interface descriptor, section 7.3 Fixed Device Protocol field of the interface descriptor, section 7.7 Modified table 9-2, section 9.2 Added table 9-4, 9-5, section 9.2 Added table 4-1, 4-2, section 4.8 Added information on bits in wHubCharacterestics, section 7.8 Modified figure 16-1 in QFN package design notes, section 16.1 Included the eye diagram, section 14.4.2 Preliminary to Final |
| *C | 121793 | 12/09/02 | MON | Fixed the SPI clock Frequency to 250 KHz, section 14.4.1 Added information on the configuration of unused port pins, section 6.0 Added statement that no special power-up procedure is required, section 6.0 |
| *D | 125275 | 04/02/03 | MON | Changed the name of Bit 3 of Byte 12 of EEPROM for a 0xD2 load (section 8.2) from <i>BusPowered</i> to <i>Reserved</i> . Removed all indication to the misconception that the hub can support bus power. Added information as to which nibble of byte 8 in the EEPROM defines the active ports and which nibble defines the removable ports, section 8.2. Added further information on the BUSPOWER pin (pin 26) functionality in section 6.0. |
| *E | 234272 | see ECN | MON | Added part number for the lead free package (CY7C65640-LFXC), section 15.0 Changed the name of Bit 6 of Byte 12 of EEPROM for a 0xD2 load from <i>CompoundDevice</i> to <i>Unused</i> , section 8.2. |
| *F | 285171 | see ECN | KKU | Changed CY7C65640 to CY7C65640A and reformatted to new format |
| *G | 308296 | see ECN | KKU | Added reset period under AC characteristics. Removed compound device from features list. Update section 7.1 DID from 0x0007 to 0x000B for rev E silicon. |