

# Radio Interface and Twin Synthesiser

**Preliminary Information** 

ACE9030 is a combined radio interface circuit and twin synthesiser, intended for use in a cellular telephone.

The radio interface section contains circuits to monitor and control levels such as transmit power in the telephone. circuits to demodulate the frequency modulated signal to audio, and a crystal oscillator with a frequency multiplier.

The Main synthesiser has normal and fractional-N modes both with optional speed-up to select the desired channel. The Auxiliary synthesiser is used for the transmit-receive offset and for modulation.

Both sections are controlled by a serial bus and have software selected power saving modes for battery economy. The circuit techniques used have been chosen to minimise external components and at the same time give very high performance.

#### **Features**

- Low Power Low Voltage (3.6 to 5.0 V) Operation
- Serial Bus Controlled Power Down Modes
- Simple Programming Format
- Reference Crystal Oscillator
- Frequency Multiplier for LO2 Signal
- 8.064 MHz Output for External Microcontroller
- Main Synthesiser with Fractional-N Option
- Auxiliary Synthesiser
- Main Synthesiser Speed-up Options
- FM Discriminator for 450 kHz or 455 kHz I.F. Signal
- Radio System Control Interface
- Part of the ACE Integrated Cellular Phone Chipset
- TQFP 64 pin 0.4 mm and 0.5 mm pitch packages

#### **Related Products**

ACE9030 is part of the following chipset:

- ACE9020 Receiver and Transmitter Interface
- ACE9040 Audio Processor
- ACE9050 System Controller and Data Modem

DS4288 ISSUE 2.0 January 1998

#### **Ordering Information**

Industrial temperature range TQFP 64 lead 10 x 10 mm, 0.5 mm pitch ACE9030M/IW/FP1N - shipped in trays and dry packed ACE9030M/IW/FP1Q - tape & reel and dry packed TQFP 64 lead 7 x 7 mm, 0.4 mm pitch ACE9030M/IW/FP2N - shipped in trays and dry packed

ACE9030M/IW/FP2Q - tape & reel and dry packed




Figure 1 - Pin connections - top view **Applications** 

- AMPS and TACS Cellular Telephone
- Two-way Radio Systems




Figure 2 - ACE9030 Simplified Block Diagram




Figure 3 - ACE9030 Block diagram

 $\label{eq:pinder} \textbf{PIN Descriptions} \\ \text{The relevant supplies } (V_{DD}) \text{ and grounds } (V_{SS}) \text{ for each circuit function are listed.} \quad \text{All } V_{DD} \text{ and } V_{SS} \text{ pins should be used.}$ 

Pin No.	Name	Description	VDD	VSS
1	AMPO2	LF amplifier 2 output.	VDDA	VSSA
2	RXCD	Receive carrier detect (ADC1 comparator) output.	VDDL	VSSL
3	LATCHC	Synthesiser programme enable input.	VDDL	VSSL
4	LATCHB	Radio interface programme enable input.	VDDL	VSSL VSSL
5 6	DATA CL	Serial data; programming input, results output. Clock input for programming bus and for I.F. sampling.	VDDL VDDL	VSSL
7	AFCOUT	Output from AFC amplifier after sampling.	VDDL	VSSL
8	AUDIO	Output from f.m. discriminator after filtering.	VDDA	VSSA
9	BP	Feedback input to audio bandpass filter.	VDDA	VSSA
10	AFCIN	Input to AFC amplifier and f.m. discriminator.	VDDL	VSSL
11	IREF	Bias current input for radio interface, connect setting resistor to ground.	_	VSSA
12	VSSL	Ground for radio interface logic.	_	_
13	VDDL	Power supply to radio interface logic.	_	-
14	CLK8	Output clock at 8:064 MHz, locked to crystal.	VDDL	VSSL
15	C8B	8:064 MHz oscillator charge pump output and control voltage input.	VDDA	VSSA
16 17	VDDSUB2 CIN2	Second connection for clean positive supply to bias substrate.  Connection for crystal oscillator.	VDDA VDDL	VSSA VSSL
18	CIN2 CIN1	Connection for crystal oscillator.	VDDL	VSSL
19	DOUT2	Digital control output 2.	VDDL	VSSL
20	DAC1	Analog control output 1.	VDDA	VSSA
21	DAC2	Analog control output 2.	VDDA	VSSA
22	DOUT8	Digital control output 8.	VDDA	VSSA
23	ADC5	Analog to digital converter input 5.	VDDA	VSSA
24	ADC3B	Analog to digital converter input 3B.	VDDA	VSSA
25	ADC3A	Analog to digital converter input 3A.	VDDA	VSSA
26	ADC1	Analog to digital converter input 1.	VDDA	VSSA
27	LO2	Output from crystal frequency multiplier.	VDDA	VSSA
28	VSSA	Ground for radio interface analog parts.	_	_
29	VDDA	Power supply to radio interface analog parts.		_
30	DOUT1 VDDX	Digital control output 1.	VDDX	_
31 32	DOUT0	Power supply to DOUT1 and DOUT2 switches. Digital control output 0.	VDDX	_
33	VDDD	Power supply to synthesisers, except input buffers and the bandgap.	<b>V</b> D D X	
34	RSC	Fractional-N compensation bias current, resistor to ground.	_	VSSSA
35	DECOUP	Bandgap reference decoupling capacitor connection.	VDDSA	VSSSA
36	RSMA	Bias current for synthesiser charge pumps, resistor to ground.	_	VSSSA
37	PDP	Main synthesiser proportional charge pump output.	VDDD	VSSD
38	PDI	Main synthesiser integral charge pump output.	VDDD	VSSD
39	VSSD	Ground for synthesisers, except input buffers and the bandgap.	_	_
40	FIM	Main synthesiser positive input from prescaler.	VDDSA	VSSSA
41	FIMB	Main synthesiser negative input from prescaler.	VDDSA	VSSSA
42 43	VSSSA VDDSA	Ground for FIM and FIA input buffers and the bandgap.	_	_
43	FIA	Power for FIM and FIA input buffers and the bandgap.  Auxiliary synthesiser positive input from VCO.	VDDSA	VSSSA
45	FIAB	Auxiliary synthesiser negative input from VCO.	VDDSA	VSSSA
46	DOUT7	Digital control output 7.	VDDD	VSSD
47	DOUT6	Digital control output 6.	VDDD	VSSD
48	DOUT5	Digital control output 5.	VDDD	VSSD
49	MODMP	Modulus control output to prescaler - positive sense.	VDDD	VSSD
50	MODMN	Modulus control output to prescaler - negative sense.	VDDD	VSSD
51	TEST	Test input and output for synthesisers.	VDDD	VSSD
52	PDA	Auxiliary synthesiser charge pump output.	VDDD	VSSD
53	VDDSUB	Clean positive supply to bias substrate.	-	-
54 55	DOUT3	Digital control output 3.	VDDL	VSSL
55 56	DOUT4 AMPP2	Digital control output 4. LF amplifier 2 positive input.	VDDL VDDA	VSSL VSSA
57	AMPN2	LF amplifier 2 positive input.  LF amplifier 2 negative input.	VDDA VDDA	VSSA VSSA
58	DAC3	Analog control output 3.	VDDA	VSSL
59	AMPP1	LF amplifier 1 positive input.	VDDA	VSSA
60	AMPN1	LF amplifier 1 negative input.	VDDA	VSSA
61	AMPO1	LF amplifier 1 output.	VDDA	VSSA
62	ADC2A	Analog to digital converter input 2A.	VDDA	VSSA
63	ADC2B	Analog to digital converter input 2B.	VDDA	VSSA
64	ADC4	Analog to digital converter input 4.	VDDA	VSSA

#### **Absolute Maximum Ratings**

Supply voltage from ground -0.3 V to + 6.0 V(any  $V_{DD}$  to any  $V_{SS}$ ) -0.3 V to + 0.3 VSupply voltage difference (any  $V_{DD}$  to any other  $V_{DD}$ )  $V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$ Input voltage (any input pin to its local  $V_{SS}$  and  $V_{DD}$ )  $V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$ Output voltage (any output pin to its local  $V_{ss}$  and  $V_{DD}$ ) 55 °C to + 150 °C Storage temperature Operating temperature -40 °C to +85 °C

These are not the operating conditions, but are the absolute limits which if exceeded even momentarily may cause permanent damage. To ensure sustained correct operation the device should be used within the limits given under Electrical Characteristics.

To avoid any possibility of latch-up the substrate connections  $V_{\text{DDSUB}}$  and  $V_{\text{DDSUB}}$  must be the most positive of all  $V_{\text{DD}}$ 's

at all times including during power on and off ramping. As the current taken through these V<sub>DD</sub>'s is significantly less than through the other  $V_{\text{DD}}$ 's this requirement can be easily met by directly connecting  $\ddot{a}ll V_{DD}$  pins to a common point on the circuit board but with the decoupling capacitors distributed to minimise cross-talk caused by common mode currents. If low value series resistors are to be included in the V<sub>DD</sub> connections, with decoupling capacitors by the ACE9030 pins to further reduce interference, the  $V_{\text{DDSUB}}$  and  $V_{\text{DDSUB2}}$  pins should not have such a resistor in order to guarantee that their voltage is not slowed down at power-on. Power switches to DOUT0 and DOUT1 are supplied from V<sub>DDX</sub> and are specified for a total current of up to 40 mA so any resistor in the V<sub>DDX</sub> connection must be very low, around  $1\Omega$ , in order to avoid excessive voltage drop; it is recommended that this supply has no series resistor. These two methods are shown in circuit diagrams, figures 4 and 5. In both circuits the main V<sub>DD</sub> must also have good decoupling.




Figure 4 - Typical VDD local decoupling networks without series resistors




Figure 5 - Typical VDD local decoupling networks with series resistors

These characteristics apply over these ranges of conditions (unless otherwise stated):  $T_{AMB} = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ ,  $V_{DD} = +3.6$  to +5.0 V, GND ref. =  $V_{SS}$ 

#### D.C. Characteristics

Parameter	Min.	Тур.	Max.	Unit	Conditions
Power supply	•	-	•		
Supply current, Radio Interface:					
Sleep mode		2.3	2.7	mA	XO, OSC8 on
Fully operating (excluding I <sub>DDX</sub> )			7	mA	(see Note 1)
Supply current, Synthesisers: V <sub>DD</sub> =5V					f <sub>REF</sub> = 10 MHz
Main and Auxiliary ON			5	mA	$f_{MAIN} = 10 MHz$
Main ON and Auxiliary in Standby			3.7	mA	$f_{AUX} = 10 \text{ MHz}$
Main in Standby and Auxiliary ON			3	mA	(see Note 2)
Main and Auxiliary in Standby, with Bandgap off			100	μΑ	
Supply current, Synthesisers:					f <sub>REF</sub> = 15 MHz
Main and Auxiliary ON		3		mA	$f_{MAIN} = 16 MHz$
Main ON and Auxiliary in Standby		2		mA	$f_{AUX} = 90 \text{ MHz}$
Main in Standby and Auxiliary ON		2		mA	(see Note 2)
Main and Auxiliary in Standby			100	μΑ	
Input and output signals					
Logic input HIGH (LATCHC, LATCHB, DATA,					
CL, and TEST)	0.7 x V <sub>DD</sub>		$V_{DD} + 0.3$	V	
Logic input LOW (LATCHC, LATCHB, DATA,					
CL, and TEST)	- 0.3		+ 0.8	V	
Input capacitance (signal pins)			10	pF	Pin voltage
Input leakage (signal pins)			1	μΑ	$V_{SS}$ to $V_{DD}$
Logic output HIGH (RXCD, DATA, AFCOUT,	V <sub>DD</sub> − 0·5			V	
TEST and DOUT2, 3 and 4)					External load:
Logic output LOW (RXCD, DATA, AFCOUT,			0.4	V	20 kΩ & 30 pF
TEST and DOUT2, 3 and 4)					
Output ON level, DOUT0 and DOUT1	V <sub>DDX</sub> − 0·2			V	$I_{OH} = 20 \text{ mA}.$
Output HIGH level, DOUT5, 6 and 7	2.3		2.9	V	$I_{OH} = 80 \mu A$
Output LOW level, DOUT5, 6 and 7			0.3	V	$I_{OL} = 0.2  \mu A$
Trimmed output level ON, DOUT8	3.35		3.55	V	$I_{OH} = 135 \text{ to } 400 \mu\text{A}.$
Level difference, DOUT8 ON – ADC reference	<b>–</b> 5		+ 15	mV	
Output level OFF, DOUT8			0.4	V	
MODMP, MODMN output HIGH	$V_{DD}/2 + 0.35$		$V_{DD}/2 + 1.0$	V	$I_{OH} = 10 \mu A$
MODMP, MODMN output LOW	$V_{DD}/2 - 1.0$		$V_{DD}/2 - 0.35$	V	$I_{OL} = -10 \mu A$
Input Schmitt Hysteresis, pins CL, LATCHB,	0.3			V	
LATCHC, DATA.					
Analog circuits bias resistor on I <sub>REF</sub>		68		kΩ	V <sub>DD</sub> @ 3·75 V
		100		kΩ	V <sub>DD</sub> @ 4⋅85 V

<sup>1.</sup> The sleep current is specified with the crystal oscillator (XO) and the OSC8 oscillator and PLL running as these are normally needed to provide the clock to the system controller.

<sup>2.</sup> The terms  $f_{REF}$ ,  $f_{MAIN}$ , and  $f_{AUX}$  refer to the frequencies of the Reference inputs (Crystal oscillator, pins CIN1 and CIN2), the Main synthesiser inputs (pins FIM and FIMB) and the Auxiliary synthesiser inputs (pins FIA and FIAB) respectively.

These characteristics apply over these ranges of conditions (unless otherwise stated):

 $T_{AMB} = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ ,  $V_{DD} = +3.6$  to +5.0 V, GND ref.  $=V_{SS}$ 

#### D.C. Characteristics (continued)

Parameter	Min.	Тур.	Max.	Unit	Conditions
Synthesiser charge pump current	•	'		·	
Current setting resistor R <sub>SMA</sub>	19	39	78	kΩ	Note 3
Current setting resistor R <sub>sc</sub>	19	39	78	kΩ	Note 3
External capacitance on pin R <sub>SMA</sub>			5	pF	Ensures stable
External capacitance on pin R <sub>sc</sub>			5	pF	bias current.
Bias current I <sub>RSMA</sub> (nominally 1·25V / R <sub>SMA</sub> )	28.8	32	35·2	μΑ	$R_{SMA} = 39 \text{ k}\Omega$
Bias current I <sub>RSC</sub> (nominally 1·25V / R <sub>SC</sub> )	28.8	32	35.2	μΑ	$R_{SC} = 39 \text{ k}\Omega$
Iprop(0) scaling accuracy, pin PDP	-10		+10	%	@ 200 μA. Note 4
Iprop(1) scaling accuracy, pin PDP	-10		+10	%	@ 800 μA. Note 4
lint scaling accuracy, pin PDI	-10		+10	%	@ 4 mA. Note 4
Icomp(0) scaling accuracy, pin PDP	-10		+10	%	@ ACC x 0·2 μA
					Note 4
Icomp(1) scaling accuracy, pin PDP	-10		+10	%	@ ACC x 0·8 μA
					Note 4
Icomp(2) scaling accuracy, pin PDI	-10		+10	%	@ ACC x 4 μA
					Note 4
lauxil scaling accuracy, pin PDA	<b>-</b> 5		+5	%	@ 256 μA. Note 4
Auxiliary Charge Pump,	-10		+10	%	Note 5
Up or Down I <sub>AUX</sub> current variation					
Main Charge Pumps,	-10		+10	%	Note 6
Up or Down I <sub>MAIN</sub> or I <sub>INTEGRAL</sub> current variation					
Iprop(0) or Iprop(1) setting from PDP pin			1.0	mA	
lint setting from PDI pin			5	mA	
Icomp(0) or Icomp(1) setting from PDP pin			12	μΑ	
Icomp(2) setting from PDI pin			180	μΑ	
lauxil setting from PDA pin			512	μΑ	

#### Notes

- 3. The circuit is defined with resistors R<sub>SMA</sub> and R<sub>SC</sub> connected from pins RSMA and RSC to V<sub>SSSA</sub> but in most practical applications all V<sub>SS</sub> pins will be connected to a ground plane so R<sub>SMA</sub> and R<sub>SC</sub> should then also be connected to this ground plane.
- 4. The charge pump currents are specified to this accuracy when the relevant output pin is at a potential of  $V_{DD}/2$  and with  $R_{SMA}=39~k\Omega$ , CN = 200, L= 1, K = 5,  $R_{SC}=19~k\Omega$ . The nominal value is set by external resistors and by programming registers, as defined in Table 6. Tolerances in the internal Bandgap voltage and bias circuits are within the limits given for  $I_{RSMA}$  and  $I_{RSC}$ , the scaling accuracy of the multiplying DAC's is within these limits given for Iprop(0), Iprop(1), lint, Icomp(0), Icomp(1), Icomp(2), and auxil.
- 5. The Auxiliary charge pump output voltage is referred to as  $V_{PDA}$  and the output current  $I_{AUX}$  is the Up or Down current measured when  $V_{PDA} = V_{DD}/2$ .

The conditions for the variation limits for the Up current are:

either  $I_{AUX} = 128$  or  $256\,\mu A$  and  $0 < V_{PDA} < V_{DD} - 0.5$  V or  $I_{AUX} = 512\,\mu A$  and  $0 < V_{PDA} < V_{DD} - 0.65$  V The conditions for the variation limits for the Down current are: either  $I_{AUX} = 128$  or  $256\,\mu A$  and 0.5 V  $< V_{PDA} < V_{DD}$  or  $I_{AUX} = 512\,\mu A$  and 0.65 V  $< V_{PDA} < V_{DD}$ 

6. The Main charge pump output voltage at pin PDP is referred to as  $V_{PDP}$  and at pin PDI as  $V_{PDI}$ . The output currents  $I_{MAIN}$  and  $I_{INTEGRAL}$  are the up or down current  $I_{POP}(0)$ ,  $I_{IPOP}(0)$ ,  $I_{IPOP}(0)$  or  $I_{INTEGRAL}(0)$  or  $I_{INTEGRAL}(0)$ 

The conditions for the variation limits for the Up current are :

```
I_{MAIN} = 100 to 1000 \mu A or I_{INTEGRAL} = 1 to 5 mA and 0 < V_{PDP} < V_{DD} - 0.45 V
```

The conditions for the variation limits for the Down current are:

$$I_{MAIN}$$
 = 100 to 1000  $\mu A$  or  $I_{INTEGRAL}$  = 1 to 5 mA and  $~0.45~V < V_{PDP} < V_{DD}$ 

These characteristics apply over these ranges of conditions (unless otherwise stated):  $T_{AMB} = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ ,  $V_{DD} = +3.6$  to +5.0 V, GND ref. =  $V_{SS}$ 

#### A.C. Characteristics

Control BUS   Clock rate CL input	Parameter	Min.	Тур.	Max.	Unit	Conditions
Clock duty cycle CL input   40   50   60   %   1   1   1   1   1   1   1   1   1	CONTROL BUS	1			+	
t <sub>0p</sub> , input data set-up time         80         ns         See Fig. 7           t <sub>pp</sub> , input data hold time         80         ns         See Fig. 7           t <sub>pp</sub> , input data hold time         80         ns         See Fig. 7           t <sub>pp</sub> , tout by the publish time         230         ns         See Fig. 7           t <sub>pp</sub> , delay time, latch to clock         220         ns         See Fig. 7           t <sub>pp</sub> , delay time, latch to clock         220         ns         See Fig. 7           t <sub>pp</sub> , output data set-up time         80         ns         See Fig. 7           t <sub>pp</sub> , output data hold time         80         ns         See Fig. 8           t <sub>pp</sub> , output data bold time         80         ns         See Fig. 8           t <sub>pp</sub> , output data hold time         80         ns         See Fig. 8           t <sub>pp</sub> , output data hold time         80         1200         ns         See Fig. 8           t <sub>pp</sub> , to a transition in the to the transition in the toth transition in the	Clock rate CL input		1008		kHz	
ton input data hold time         80         ns         See Fig. 7           t_w, t_w, CL input pulse width (to bus logic)         400         600         ns         See Fig. 7           t_w, latch pulse high time         230         ns         See Fig. 7           t_w, latch pulse high time         230         ns         See Fig. 7           t_g, belay time, clock to clock         220         ns         See Fig. 7           t_g, belay time, latch to clock         220         ns         See Fig. 7           t_g, belay to the time, latch to clock         220         ns         See Fig. 7           t_g, belay to the time, latch to clock         220         ns         See Fig. 8           t_g, output data set-up time         80         ns         See Fig. 8           t_g, belay time, clock to defended the time to time and time to V <sub>to</sub> - 0.2 V         100         ns         See Fig. 8           DOUTO and 1 Oft time to V <sub>to</sub> - 0.2 V         100         μs         100 nF load and from LaTCHB rising edge           DOUTO and 1 Oft time to V <sub>to</sub> - 0.2 V         100         μs         100 nF load and to D.C.           DOUTB rise and fall time         10	Clock duty cycle CL input	40	50	60	%	
t <sub>Cut</sub> , t <sub>cut</sub> , clock to latch         400         600         ns         See Fig. 7           t <sub>cut</sub> , cladely time, clock to latch         440         ns         See Fig. 7           t <sub>tut</sub> , latch pulse high time         230         ns         See Fig. 7           t <sub>tut</sub> , latch pulse high time         230         ns         See Fig. 7           t <sub>tut</sub> , latch pulse high time         80         ns         See Fig. 7           t <sub>top</sub> , output data set-up time         80         ns         See Fig. 8           t <sub>los</sub> , output data hold time         80         ns         See Fig. 8           t <sub>los</sub> , output data hold time         80         ns         See Fig. 8           t <sub>los</sub> , ball in exelased by ACE9030         80         1200         ns         See Fig. 8           t <sub>los</sub> , delay from received message to         4         4         cycles         See Fig. 8           t <sub>los</sub> , delay from received message to         4         4         cycles         See Fig. 8           Rise and Fall times         50         ns         See Fig. 8         See Fig. 8           DOUTO and 1 On time to V <sub>co</sub> - 0-2 V         100         μs         100 nF load and from           DOUT3 and 1 On time to V <sub>co</sub> - 0-2 V         100         μs         100 nF load and from <td>t<sub>DS</sub>, input data set-up time</td> <td>80</td> <td></td> <td></td> <td>ns</td> <td>See Fig. 7</td>	t <sub>DS</sub> , input data set-up time	80			ns	See Fig. 7
t <sub>cut</sub> , clays CL input pulse width (to bus logic)         400         600         ns         See Fig. 7           t <sub>cu</sub> , delay time, clock to latch         440         ns         See Fig. 7           t <sub>tw</sub> , latch pulse high time         230         ns         See Fig. 7           t <sub>tw</sub> , latch pulse high time         230         ns         See Fig. 7           t <sub>tos</sub> , output data set-up time         80         ns         See Fig. 8           l <sub>cos</sub> , output data hold time         80         ns         See Fig. 8           l <sub>cos</sub> , output data hold time         80         ns         See Fig. 8           l <sub>cos</sub> , output data hold time         80         ns         See Fig. 8           l <sub>cos</sub> , delay from received message to         4         4         cycles         See Fig. 8           l <sub>cos</sub> , delay from received message to         4         4         cycles         See Fig. 8           l <sub>cos</sub> , delay from received message to         4         4         cycles         See Fig. 8           l <sub>cos</sub> , delay from received message to         4         4         cycles         See Fig. 8           l <sub>cos</sub> , delay from received message to         4         4         cycles         See Fig. 8           l <sub>cos</sub> , d <sub>co</sub>	t <sub>DH</sub> , input data hold time	80			ns	See Fig. 7
t <sub>ci.</sub> delay time, clock to latch         440         ns         See Fig. 7           t <sub>i.,</sub> latch pulse high time         230         ns         See Fig. 7           t <sub>i.,,</sub> lolay time, latch to clock         220         ns         See Fig. 7           t <sub>loco</sub> , output data set-up time         80         ns         See Fig. 8           t <sub>loco</sub> , output data beld time         80         ns         See Fig. 8           t <sub>loco</sub> , toutput data beld time         80         ns         See Fig. 8           t <sub>loco</sub> , toutput data beld time         80         ns         See Fig. 8           t <sub>loco</sub> , toutput data beld time         80         ns         See Fig. 8           t <sub>loco</sub> , toutput data beld time         4         4         4         Cycles           t <sub>loco</sub> , delay from received message to         4         4         4         Cycles         6 CL           Rise and Fall times all digital inputs:         50         ns         See Fig. 8         See Fig. 8           DOUTO and 1 On time to V <sub>loc</sub> -0-22 V         100         μs         LATCHB rising edge           DOUTS, 6 and 7 rise and fall times         10         μs         100 nF load and from           DOUTB rise and fall time         10         μs         specification noise	t <sub>CWL</sub> , t <sub>CWH</sub> , CL input pulse width (to bus logic)	400		600	ns	See Fig. 7
t <sub>Hr</sub> , delay time, latch to clock         220         ns         See Fig. 7           t <sub>BSO</sub> , output data sel-up time         80         ns         See Fig. 8           t <sub>DRO</sub> , output data hold time         80         ns         See Fig. 8           t <sub>DRO</sub> , output data hold time         80         ns         See Fig. 8           t <sub>DRO</sub> , DATA line available to ACE9030         80         1200         ns         See Fig. 8           t <sub>DRO</sub> , DATA line released by ACE9030         80         1200         ns         See Fig. 8           t <sub>DRO</sub> , delay from received message to target and the properties of CL.         4         4         cycles         See Fig. 8           t <sub>DRO</sub> , delay from received message to target and		440			ns	See Fig. 7
t <sub>080</sub> , output data set-up time         80         ns         See Fig. 8           t <sub>080</sub> , output data hold time         80         ns         See Fig. 8           t <sub>28</sub> , DATA line available to ACE9030         80         1200         ns         See Fig. 8           t <sub>29</sub> , DATA line released by ACE9030         80         1200         ns         See Fig. 8           t <sub>20</sub> , delay from received message to         4         4         cycles         See Fig. 8           t <sub>20</sub> , delay from received message to         4         4         cycles         See Fig. 8           delay from received message to         4         4         cycles         See Fig. 8           delay from received message to         4         4         cycles         of CL           Rise and Fall times, all digital inputs:         50         ns         DOTTS, and Total time         0         nc           DOUTO and 1 Oft time to > 1 MΩ         100         μs         LATCHB rising edge         LATCHB rising edge           DOUTS, 6 and 7 rise and fall times         10         μs         30 pF load and to D.C.           DOUTS is earn fall times, and fall time         10         μs         30 pF load and to D.C.           Lowest transition, 0000 0000 to 0000 0001         0-07         0-15         0-2	t <sub>LW</sub> , latch pulse high time	230			ns	See Fig. 7
Topic	t <sub>LH</sub> , delay time, latch to clock	220			ns	See Fig. 7
t <sub>OBLO</sub> , output data hold time         80         1 200         ns         See Fig. 8           t <sub>SS</sub> , DATA line released by ACE9030         80         1 200         ns         See Fig. 8           t <sub>DATA</sub> hine released by ACE9030         80         1 200         ns         See Fig. 8           t <sub>DO</sub> , delay from received message to transmitted response         4         4         cycles of CL         See Fig. 8           Rise and Fall times, all digital inputs:         50         ns         DIGITAL OUTPUTS           DOUTO and 1 On time to V <sub>DO</sub> – 0·2 V         100         μs         LATCHB rising edge           DOUT5 and 1 Off time to > 1 MΩ         100         μs         LATCHB rising edge           DOUT5 and 1 Off time to > 1 MΩ         100         μs         LATCHB rising edge           DOUT6 and 1 Off time to > 1 MΩ         10         μs         30 pF load and to D.C.           DOUT8 rise and fall time         10         μs         30 pF load and to D.C.           DOUT8 rise and fall time         10         μs         30 pF load and to D.C.           DOUT8 rise and fall time         10 -0.7         0-15         0-23         V         Bandgap multiplier correctly trimmed to Coveres the resistance to CL         20         Laster Coverency trimmed to Covere the Coverency trimmed to Coverency trimmed to Coverency trimm	t <sub>pso</sub> , output data set-up time	80			ns	See Fig. 8
$\begin{array}{c} t_{2s} \text{ DATA line available to ACE9030} & 80 & 1200 & ns & See Fig. 8 \\ t_{2s} \text{ DATA line released by ACE9030} & 80 & 1200 & ns & See Fig. 8 \\ t_{2s} \text{ DATA line released by ACE9030} & 80 & 1200 & ns & See Fig. 8 \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 5 & 6 & 6 \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 4 & 4 & 4 & cycles \\ t_{2s} \text{ delay from received message to} & 5 & 0 & 100 \\ t_{2s} \text{ delay from received message to} & 5 & 0 & 100 \\ t_{2s} \text{ delay from received message to} & 5 & 0 & 100 \\ t_{2s} \text{ delay from received message to} & 5 & 0 & 100 \\ t_{2s} \text{ delay from received message to} & 5 & 0 & 100 \\ t_{2s} \text{ delay from received message to} & 5 & 0 $		80			ns	See Fig. 8
$t_{co.}$ delay from received message to transmitted response44cycles of CLRise and Fall times, all digital inputs:50nsDOUT0 and 1 On time to $V_{D0}$ — 0-2 V100μsLATCHB rising edgeDOUT0 and 1 Off time to > 1 MΩ100μsLATCHB rising edgeDUT5, 6 and 7 rise and fall times10μs30 pF load and to D.C.DOUT8 rise and fall time10μsspecification noiseA to D CONVERTERLowest transition, 0000 0000 to 0000 00010-070-150-23VBandgap multiplierLowest transition, 1111 11110 to 1111 11113·353·453·55Vcorrectly trimmedADC conversion time (20 cycles of CL)20μsCL = 1008 kHzInput scanning rate (CL + 40)25·2kHzCL = 1008 kHzIntegral Non-linearity-1+1LSBPower supply sensitivity3LSB/0.3V0 to 10 kHzCRYSTAL OSCILLATOR5msStart-up time of crystal oscillator5msCrystal effective series resistance (ESR)25ΩPower dissipation in crystal50150 $\mu$ WD to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC33·353·453·55VBandgap multiplierZero scale output level, DAC11:01:2Vtrimmed to nominalZero scale output level, DAC11:01:2Vtrimmed to nominalZero scale output level, DAC2 & DAC30·30·5VBandgap m		80		1200	ns	See Fig. 8
		80		1200	ns	See Fig. 8
transmitted response       of CL         Rise and Fall times, all digital inputs:       50         DIGITAL OUTPUTS         DOUTO and 1 On time to $V_{DO} - 0.2 \text{ V}$ 100         DOUTO and 1 Off time to > 1 MΩ       100         DOUTO and 1 Off time to > 1 MΩ       100         DOUTS, 6 and 7 rise and fall time       10         DOUTS rise and fall time       10         Lowest transition, 0000 0000 to 0000 0001       0.07         DOTS rise and fall time       9         Lowest transition, 000 0000 to 0000 0001       0.07         Nation 1111 1110 to 1111 1111       3.35         ADC conversion time (20 cycles of CL)       20         Input scanning rate (CL + 40)       25.2         Integral Non-linearity       -1         Power supply sensitivity       3         LSB       LSB         Power supply sensitivity       3         LSB/0.3V       0 to 10 kHz         CRYSTAL OSCILLATOR         Start-up time of crystal oscillator       5         Crystal effective series resistance (ESR)       25         Power dissipation in crystal       50         D to A CONVERTERS         Full scale output level, DAC1, DAC2 & DAC3       3.35         3.45       3.55		4		4	cycles	See Figs. 8 and 10
Rise and Fall times, all digital inputs:       50       ns         DGUTO and 1 On time to $V_{00} - 0.2 \text{ V}$ 100       μs       100 nF load and from LATCHB rising edge         DOUT0 and 1 Off time to > 1 MΩ       100       μs       100 nF load and from LATCHB rising edge         DOUT5, 6 and 7 rise and fall times       10       μs       30 pF load and to D.C. specification noise         A to D CONVERTER       10       μs       specification noise         Lowest transition, 0000 0000 to 0000 0001       0.07       0.15       0.23       V       Bandgap multiplier correctly trimmed         ADC conversion time (20 cycles of CL)       20       μs       CL = 1008 kHz       CL = 1008 kHz         Input scanning rate (CL + 40)       25·2       kHz       CL = 1008 kHz       CL = 1008 kHz         Integral Non-linearity       -1       +1       LSB         Differential Non-linearity       -0·8       +0·8       LSB         Power supply sensitivity       3       LSB/0.3V       0 to 10 kHz         CRYSTAL OSCILLATOR       5       ms         Start-up time of crystal oscillator       5       ms         Crystal effective series resistance (ESR)       25       Ω         Power dissipation in crystal       50       150       μW					of CL	_
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				50	ns	
DOUT0 and 1 Off time to > 1 MΩ						
DOUT0 and 1 Off time to > 1 MΩ	DOUT0 and 1 On time to V <sub>DD</sub> – 0·2 V			100	μs	100 nF load and from
DOUT5, 6 and 7 rise and fall times   10				100	μs	LATCHB rising edge
DOUT8 rise and fall time	DOUT5, 6 and 7 rise and fall times			10	· · · · · · · · · · · · · · · · · · ·	30 pF load and to D.C.
Lowest transition, 0000 0000 to 0000 0001   0.07   0.15   0.23   V   Bandgap multiplier correctly trimmed	DOUT8 rise and fall time			10	· ·	specification noise
Highest transition, 1111 1110 to 1111 1111 $3.35$ $3.45$ $3.55$ Vcorrectly trimmedADC conversion time (20 cycles of CL)20 $\mu$ s $CL = 1008 \text{ kHz}$ Input scanning rate (CL ÷ 40)25·2 $\mu$ s $CL = 1008 \text{ kHz}$ Integral Non-linearity $-1$ $+1$ $LSB$ Differential Non-linearity $-0.8$ $+0.8$ $LSB$ Power supply sensitivity $3$ $LSB/0.3V$ $0$ to $10 \text{ kHz}$ CRYSTAL OSCILLATOR $3$ $4$ $4$ $4$ Start-up time of crystal oscillator $5$ $6$ $6$ $6$ Crystal effective series resistance (ESR) $25$ $25$ $25$ $25$ Power dissipation in crystal $50$ $150$ $4$ $4$ D to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC3 $3.35$ $3.45$ $3.55$	A to D CONVERTER				•	•
Highest transition, 1111 1110 to 1111 1111 $3.35$ $3.45$ $3.55$ Vcorrectly trimmedADC conversion time (20 cycles of CL)20 $\mu$ s $CL = 1008 \text{ kHz}$ Input scanning rate (CL ÷ 40)25·2 $\mu$ s $CL = 1008 \text{ kHz}$ Integral Non-linearity $-1$ $+1$ $LSB$ Differential Non-linearity $-0.8$ $+0.8$ $LSB$ Power supply sensitivity $3$ $LSB/0.3V$ $0$ to $10 \text{ kHz}$ CRYSTAL OSCILLATOR $3$ $4$ $4$ $4$ Start-up time of crystal oscillator $5$ $6$ $6$ $6$ Crystal effective series resistance (ESR) $25$ $25$ $25$ $25$ Power dissipation in crystal $50$ $150$ $4$ $4$ D to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC3 $3.35$ $3.45$ $3.55$	Lowest transition, 0000 0000 to 0000 0001	0.07	0.15	0.23	V	Bandgap multiplier
ADC conversion time (20 cycles of CL)20μsCL = 1008 kHzInput scanning rate (CL ÷ 40)25·2kHzCL = 1008 kHzIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0.8$ $+0.8$ LSBPower supply sensitivity3LSB/0.3V $0$ to 10 kHzCRYSTAL OSCILLATORStart-up time of crystal oscillator5msCrystal effective series resistance (ESR)25 $\Omega$ Power dissipation in crystal50150 $\mu$ WD to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC33·353·453·55VBandgap multiplier trimmed to nominal reference voltage output level, DAC2Zero scale output level, DAC2 & DAC30·30·5Vreference voltageIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0·5$ $+0·5$ LSBOutput wideband and clock noise: 50 Hz to 1·1 MHz, flat integration3mV $_{ms}$ Power supply rejection ratio30dB50 Hz to 25 kHz.Settling time to within 10% of end of step (DAC3 with external 15 kΩ resistor)6 $\mu$ sDAC1 and DAC2Output load capacitance, DAC1 and DAC2100nFOutput load capacitance, DAC330pFTo guarantee stabilityInternal series resistor, DAC1 and DAC271540kΩ	Highest transition, 1111 1110 to 1111 1111	3.35	3.45	3.55	V	
Input scanning rate (CL ÷ 40)			20		μs	CL = 1008 kHz
Differential Non-linearity $-0.8$ $+0.8$ LSB           Power supply sensitivity         3         LSB/0.3V         0 to 10 kHz           CRYSTAL OSCILLATOR           Start-up time of crystal oscillator         5         ms           Crystal effective series resistance (ESR)         25         Ω           Power dissipation in crystal         50         150         μW           D to A CONVERTERS         50         150         μW           Full scale output level, DAC1, DAC2 & DAC3         3·35         3·45         3·55         V         Bandgap multiplier trimmed to nominal reference voltage and the control of trimmed to nominal reference voltage.           Zero scale output level, DAC2 & DAC3         0·3         0·5         V         reference voltage.           Integral Non-linearity         -1         +1         LSB         LSB           Output wideband and clock noise: 50 Hz to 1·1 MHz, flat integration         3         mV <sub>rms</sub> No.5         LSB           Power supply rejection ratio         30         dB         50 Hz to 25 kHz.         Settling time to within 10% of end of step (DAC3 with external 15 kΩ resistor)         6         μs         DAC1 and DAC2 (DAC3 with external 15 kΩ resistor)         100         nF         To guarantee stability	Input scanning rate (CL ÷ 40)		25.2			CL = 1008 kHz
Power supply sensitivity       3       LSB/0.3V       0 to 10 kHz         CRYSTAL OSCILLATOR         Start-up time of crystal oscillator       5       ms         Crystal effective series resistance (ESR)       25       Ω         Power dissipation in crystal       50       150       μW         D to A CONVERTERS         Full scale output level, DAC1, DAC2 & DAC3       3·35       3·45       3·55       V       Bandgap multiplier trimmed to nominal reference voltage         Zero scale output level, DAC1       1·0       1·2       V       trimmed to nominal reference voltage         Integral Non-linearity       -1       +1       LSB         Differential Non-linearity       -0·5       +0·5       LSB         Output wideband and clock noise:       50 Hz to 1·1 MHz, flat integration       3       mV <sub>rms</sub> Power supply rejection ratio       30       dB       50 Hz to 25 kHz.         Settling time to within 10% of end of step (DAC3 with external 15 kΩ resistor)       6       μs       DAC1 and DAC2         (DAC3 with external 15 kΩ resistor)       100       nF         Output load capacitance, DAC3       30       pF       To guarantee stability         Internal series resistor, DAC1 and DAC2       7       15       40	Integral Non-linearity	-1		+ 1	LSB	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Differential Non-linearity	- 0.8		+ 0.8	LSB	
Start-up time of crystal oscillator5msCrystal effective series resistance (ESR)25 $\Omega$ Power dissipation in crystal50150 $\mu$ WD to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC33·353·453·55VBandgap multiplier trimmed to nominal reference voltageZero scale output level, DAC11·01·2Vtrimmed to nominal reference voltageZero scale output level, DAC2 & DAC30·30·5Vreference voltageIntegral Non-linearity-1+1LSBDifferential Non-linearity-0·5+0·5LSBOutput wideband and clock noise: 50 Hz to 1·1 MHz, flat integration3mV $_{ms}$ Power supply rejection ratio30dB50 Hz to 25 kHz.Settling time to within 10% of end of step (DAC3 with external 15 k $\Omega$ resistor)6 $\mu$ sDAC1 and DAC2 10 pF loadOutput load capacitance, DAC1 and DAC2100nFOutput load capacitance, DAC330pFTo guarantee stabilityInternal series resistor, DAC1 and DAC271540k $\Omega$	Power supply sensitivity			3	LSB/0.3V	0 to 10 kHz
Crystal effective series resistance (ESR)25 $\Omega$ Power dissipation in crystal50150 $\mu$ WD to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC33·353·453·55VBandgap multiplier trimmed to nominal reference voltageZero scale output level, DAC11·01·2Vtrimmed to nominal reference voltageZero scale output level, DAC2 & DAC30·30·5Vreference voltageIntegral Non-linearity-1+1LSBDifferential Non-linearity-0·5+0·5LSBOutput wideband and clock noise: 50 Hz to 1·1 MHz, flat integration3mV $_{rms}$ Power supply rejection ratio30dB50 Hz to 25 kHz.Settling time to within 10% of end of step (DAC3 with external 15 k $\Omega$ resistor)6 $\mu$ sDAC1 and DAC2 10 pF loadOutput load capacitance, DAC1 and DAC2100nFOutput load capacitance, DAC330pFTo guarantee stabilityInternal series resistor, DAC1 and DAC271540k $\Omega$	CRYSTAL OSCILLATOR	Į.			1	
Power dissipation in crystal50150μWD to A CONVERTERSFull scale output level, DAC1, DAC2 & DAC3 $3.35$ $3.45$ $3.55$ VBandgap multiplierZero scale output level, DAC1 $1.0$ $1.2$ Vtrimmed to nominalZero scale output level, DAC2 & DAC3 $0.3$ $0.5$ Vreference voltageIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0.5$ $+0.5$ LSBOutput wideband and clock noise: $0.00$ $0.00$ $0.00$ 50 Hz to $1.1$ MHz, flat integration $0.00$ $0.00$ $0.00$ Power supply rejection ratio $0.00$ $0.00$ $0.00$ $0.00$ Settling time to within $0.00$ % of end of step $0.00$ $0.00$ $0.00$ $0.00$ Output load capacitance, DAC1 and DAC2 $0.00$ $0.00$ $0.00$ $0.00$ $0.00$ Output load capacitance, DAC3 $0.00$ $0.00$ $0.00$ $0.00$ $0.00$ $0.00$ Internal series resistor, DAC1 and DAC2 $0.00$ $0.00$ $0.00$ $0.00$ $0.00$ $0.00$ $0.00$	Start-up time of crystal oscillator			5	ms	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Crystal effective series resistance (ESR)			25	Ω	
Full scale output level, DAC1, DAC2 & DAC3 $3\cdot35$ $3\cdot45$ $3\cdot55$ VBandgap multiplier trimmed to nominal reference voltageZero scale output level, DAC2 & DAC3 $0\cdot3$ $0\cdot5$ Vreference voltageIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0\cdot5$ $+0\cdot5$ LSBOutput wideband and clock noise: 50 Hz to $1\cdot1$ MHz, flat integration $3$ $mV_{rms}$ Power supply rejection ratio $30$ $dB$ $50$ Hz to $25$ kHz.Settling time to within $10\%$ of end of step (DAC3 with external $15$ k $\Omega$ resistor) $6$ $\mu$ sDAC1 and DAC2 $10$ pF loadOutput load capacitance, DAC1 and DAC2 $100$ $n$ FOutput load capacitance, DAC3 $30$ $p$ FTo guarantee stabilityInternal series resistor, DAC1 and DAC2 $7$ $15$ $40$ $k\Omega$	Power dissipation in crystal		50	150	μW	
Zero scale output level, DAC1 $1 \cdot 0$ $1 \cdot 2$ Vtrimmed to nominal reference voltageZero scale output level, DAC2 & DAC3 $0 \cdot 3$ $0 \cdot 5$ Vreference voltageIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0 \cdot 5$ $+0 \cdot 5$ LSBOutput wideband and clock noise: 50 Hz to $1 \cdot 1$ MHz, flat integration $3$ $mV_{rms}$ Power supply rejection ratio $30$ $dB$ $50  Hz$ to $25  kHz$ .Settling time to within $10\%$ of end of step (DAC3 with external $15  k\Omega$ resistor) $6$ $\mu s$ $DAC1  and  DAC2$ $10  pF  load$ Output load capacitance, DAC1 and DAC2 $100$ $nF$ Output load capacitance, DAC3 $30$ $pF$ To guarantee stabilityInternal series resistor, DAC1 and DAC2 $7$ $15$ $40$ $k\Omega$	D to A CONVERTERS				,	
Zero scale output level, DAC2 & DAC3 $0.3$ $0.5$ Vreference voltageIntegral Non-linearity $-1$ $+1$ LSBDifferential Non-linearity $-0.5$ $+0.5$ LSBOutput wideband and clock noise: 50 Hz to $1.1$ MHz, flat integration3 $mV_{rms}$ Power supply rejection ratio30dB $50$ Hz to $25$ kHz.Settling time to within $10\%$ of end of step (DAC3 with external $15$ k $\Omega$ resistor)6 $\mu$ sDAC1 and DAC2 10 pF loadOutput load capacitance, DAC1 and DAC2 $100$ nFOutput load capacitance, DAC3 $30$ pFTo guarantee stabilityInternal series resistor, DAC1 and DAC2 $7$ $15$ $40$ $k\Omega$	Full scale output level, DAC1, DAC2 & DAC3	3.35	3.45	3.55	V	Bandgap multiplier
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Zero scale output level, DAC1	1.0		1.2	V	trimmed to nominal
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Zero scale output level, DAC2 & DAC3	0.3		0.5	V	reference voltage
Differential Non-linearity $-0.5$ $+0.5$ LSBOutput wideband and clock noise: 50 Hz to $1.1$ MHz, flat integration3 $mV_{rms}$ Power supply rejection ratio30dB $50$ Hz to $25$ kHz.Settling time to within $10\%$ of end of step (DAC3 with external $15$ k $\Omega$ resistor)6 $\mu s$ DAC1 and DAC2 $10$ pF loadOutput load capacitance, DAC1 and DAC2100nFOutput load capacitance, DAC330pFTo guarantee stabilityInternal series resistor, DAC1 and DAC2715 $40$ $k\Omega$		- 1		+ 1	LSB	
Output wideband and clock noise:       3 $mV_{rms}$ 50 Hz to 1·1 MHz, flat integration       30       dB       50 Hz to 25 kHz.         Power supply rejection ratio       30       dB       50 Hz to 25 kHz.         Settling time to within 10% of end of step (DAC3 with external 15 kΩ resistor)       6       μs       DAC1 and DAC2 10 pF load         Output load capacitance, DAC1 and DAC2       100       nF         Output load capacitance, DAC3       30       pF       To guarantee stability         Internal series resistor, DAC1 and DAC2       7       15       40       kΩ	,	- 0.5		+ 0.5	LSB	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Power supply rejection ratio30dB50 Hz to 25 kHz.Settling time to within 10% of end of step (DAC3 with external 15 k $\Omega$ resistor)6μsDAC1 and DAC2 10 pF loadOutput load capacitance, DAC1 and DAC2100nFOutput load capacitance, DAC330pFTo guarantee stabilityInternal series resistor, DAC1 and DAC271540k $\Omega$				3	$mV_{rms}$	
Settling time to within 10% of end of step (DAC3 with external 15 k $\Omega$ resistor)  Output load capacitance, DAC1 and DAC2  Output load capacitance, DAC3  Internal series resistor, DAC1 and DAC2 $\mu$ s  DAC1 and DAC2 $\mu$ s  DAC1 and DAC2 $\mu$ s $\mu$ s  DAC1 and DAC2 $\mu$ s $\mu$ s  DAC1 and DAC2 $\mu$ s $\mu$	<del>-</del>	30				50 Hz to 25 kHz.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				6	μs	DAC1 and DAC2
Output load capacitance, DAC1 and DAC2     100     nF       Output load capacitance, DAC3     30     pF     To guarantee stability       Internal series resistor, DAC1 and DAC2     7     15     40     kΩ						
Output load capacitance, DAC3       30       pF       To guarantee stability         Internal series resistor, DAC1 and DAC2       7       15       40 $kΩ$	Output load capacitance, DAC1 and DAC2			100	nF	
Internal series resistor, DAC1 and DAC2 7 15 40 $k\Omega$				30	pF	To guarantee stability
		7	15	40	· · · · · · · · · · · · · · · · · · ·	•
	DAC3 output current, sink or source	1.0			mA	

## **ACE9030**

#### **Electrical Characteristics**

These characteristics apply over these ranges of conditions (unless otherwise stated):  $T_{AMB} = -40 \, ^{\circ}\text{C}$  to + 85  $^{\circ}\text{C}$ , all  $V_{DD} = + 3.6$  to + 5.0 V, GND ref. =  $V_{SS}$ 

#### A.C. Characteristics (continued)

Parameter	Min.	Тур.	Max.	Unit	Conditions
LOW FREQUENCY AMPLIFIERS (1 and 2)		•			
Voltage Gain	1200	2800			
Input Offset		10	20	mV	
Open loop input resistance		1		MΩ	
Open loop output resistance		8		kΩ	
Unity Gain bandwidth		2		MHz	
Input bias current, inverting input			200	nA	
Power supply rejection at 120 Hz, 10 kHz	40	50		dB	
Output voltage maximum	V <sub>DDA</sub> − 0·2			V	10 kΩ to 6ND
Output voltage maximum, as a comparator	V <sub>DDA</sub> - 0·1			V	10 kΩ to 6ND
Output voltage minimum level			0.2	V	10 kΩ to 6ND
Output voltage minimum level			0.1	V	10 kΩ to 6ND
Common mode input range (LF1 1)	$V_{SSA}$		2.5	V	
Common mode input range (LF1 2)	V <sub>SSA</sub>		$V_{\scriptscriptstyle DDA}$		
Output slew rate	0.15	0.25		V/µs	
Output load capacitance			30	pF	
8 MHz OSCILLATOR and PLL	,				
OSC8 centre frequency		8.064		MHz	
OSC8 VCO sensitivity		25		MHz/V	
OSC8 charge pump output current		50		μΑ	
CLK8 output load, resistive:	15	25	100	kΩ	
capacitive:	15	25	30	pF	
CLK8 output amplitude	0.8	1.0	2.4	$V_{pk-pk}$	
CLK8 total output jitter			500	Hz	0 - 3 kHz
Start-up time at power-on, to default settings			15	ms	With a loop filter as
					described in fig. 17
Lock time to within 125 ppm, after					
reprogramming set-ups			15	ms	
AFCIN F.M. DISCRIMINATOR and AFC					
AFCIN input signal level	0.05		2.5	$V_{pk-pk}$	
AFCIN input impedance, resistive:	50			kΩ	
capacitive:			10	pF	
Input frequency	400		500	kHz	
Input signal to integrated noise ratio	10			dB	I.F. ± 15 kHz.
Input Schmitt Hysteresis	8			mV	
AUDIO signal SINAD, psophometric, note 7	40	45		dB	1 kHz tone at 3 kHz
AUDIO signal hum and noise, note 7			<b>- 46</b>	dB	peak deviation on
AUDIO output signal level, note 7	195	260		$mV_{rms}$	AFCIN input at I.F.
AFCOUT load			30	pF	
AFCOUT duty cycle	37		63	%	
AFCOUT rise and fall times			75	ns	

<sup>7.</sup> AUDIO signal quality is measured with feedback components as shown in figure 18 and with 500 mV peak to peak input to AFCIN. Discriminator gain is set with D = 3 and M = 40 and V<sub>DD</sub> = 3·75 V and a crystal at 14·85 MHz. SINAD is defined as the ratio of wanted signal to all unwanted output, measured simultaneously with filters. The hum and noise figure is defined as the ratio of output power at AUDIO when AFCIN is unmodulated to the output power when AFCIN is driven as specified above.

These characteristics apply over these ranges of conditions (unless otherwise stated):  $T_{AMB} = -40~^{\circ}\text{C}$  to + 85  $^{\circ}\text{C}$ , all  $V_{DD} = +3.6$  to + 5.0 V, GND ref. =  $V_{SS}$ 

#### A.C. Characteristics (continued)

Parameter	Min.	Тур.	Max.	Unit	Conditions
LO2 Multiplier					
Amplitude	235		500	$mV_{rms}$	Circuit as in fig. 15,
Reference frequency content of output			-10.5	dBc	
2nd, 4th harmonic content of output			-13.5	dBc	
5th harmonic of output			-15	dBc	
6th and higher harmonics in output			-20	dBc	
SYNTHESISERS		•			
Reference divider					
Reference divider input frequency	5		30	MHz	
Drive level into CIN1 from external oscillator	400			mV <sub>pk-pk</sub>	With crystal oscillator
					powered down
CIN1 input capacitance			10	pF	
CIN1 input resistance	10			kΩ	
Auxiliary synthesiser	!	-1	!		!
FIA input frequency	10		135	MHz	May be a sinewave
Rise and fall times of inputs			10	ns	-
Timing Skew between FIA and FIAB			± 2	ns	See Fig. 6
ŭ			or ± 10%	signal	Both maxima
				1 -	must be met
FIA, FIAB differential signal level with both	180				Each input, 5 to 50 &
sides driven				рк-рк	99 to 135 MHz
	100			mV	Each input,
	100			pk-pk	50 to 99 MHz
FIA single input drive level with FIAB	360			mV	One input, 5 to 50 &
decoupled to V <sub>SS</sub>				pk-pk	99 to 135 MHz
accoupled to V <sub>SS</sub>	200			mV <sub>pk-pk</sub>	
				pk-pk	50 to 99 MHz
FIA, FIAB common mode range	V <sub>DD</sub> - 1·7		V <sub>DD</sub> - 0.7	V	$V_{DD} = 3.6V$
FIA, FIAB common mode range	2.8		V <sub>DD</sub> - 0.85	V	$V_{DD} = 5V$
FIA, FIAB input capacitance	2.0		10	pF	V DD — O V
FIA, FIAB differential input resistance	10		10	kΩ	Note 8
Auxiliary Synthesiser comparison frequency	10		2	MHz	14010 0
Main Synthesiser				IVII IZ	
FIM input frequency	4		20	MHz	
Rise and fall times of inputs	7		50	ns	
FIM - FIMB Timing Skew			± 2		See Fig. 6
FIM - FIME TITIIII Skew			or ± 10%	ns	Both maxima
			01 ± 10%	1 -	
FIM FIMD differential signal level	100			period	
FIM, FIMB differential signal level	100			$mV_{pk-pk}$	
with both sides driven.	000		1000	m.\/	4 to 20 MHz
FIM single input drive level	200		1000	$mV_{pk-pk}$	
with FIMB decoupled to V <sub>SS</sub>	\ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		\/ 0.7		4 to 20 MHz
FIM, FIMB common mode range	V <sub>DD</sub> - 1·7		V <sub>DD</sub> - 0.7	V	V <sub>DD</sub> =3.6V
FIM, FIMB common mode range	2.8		V <sub>DD</sub> − 0·85	V	V <sub>DD</sub> =5V
FIM, FIMB input capacitance			10	pF	
FIM, FIMB differential input resistance	10		_	kΩ	Note 8
Delay FIM rising to MODMP/MODMN changing			30	ns	
Main Synthesiser comparison frequency			2	MHz	

<sup>8.</sup> To simplify single ended drive there is a resistor between FIA and FIAB and another between FIM and FIMB. In this mode the inputs should drive FIA or FIM with D.C. coupling and the other inputs FIAB and FIMB should be decoupled to ground by external capacitors.

## **Timing Waveforms**




Fig. 6 Synthesiser Inputs





Figure 7 - Control Bus input timing



Figurer 8 - Control Bus output timing

#### **Functional Description - Control Bus**

The functions of the ACE9030 fall into two separate groups, the Radio Interface and the Synthesisers.

The common control bus splits the input strings differently for these two sections so this bus operation is described first as an introduction to the available features.

All functions are controlled by a serial bus; DATA is a bidirectional data line, to input all control data and to output the results of measurements in the Radio Interface section, CL is the clock, and LATCHB and LATCHC are the latch signals at the end of each control word for either the Radio Interface or the Synthesiser section respectively.

CL is a continuously running clock at typically 1.008 MHz, and all incoming and output data are latched on rising edges of this clock. The controller should clock data in and out on falling clock edges. For bus control purposes the frequency of

CL may be widely varied and this clock does not need to be continuous, however, the sampled I.F. signal AFCOUT, the Polling ADC, and the Lock Detect Filter also use CL as the sampling clock. In systems where any of these are required the clock CL is constrained to be 1.008 MHz and to be continuous.

To ensure clean initialisation the clock CL should give at least 8 cycles before the power-up command and similarly to set the control logic to known states there should be 8 cycles of CL after a power-down command.

During normal operation there should be at least 30 cycles of CL between latch pulses, 24 for the data bits (see figures 9,10 & 11) plus 6 extra. This minimum becomes 36 cycles if the extended synthesiser programming command (A2) is used.

#### Radio Interface Bus - Receive




Figure 9 - Radio Interface receive bus timing

The received data is split into three bytes, where DATA1 normally contains a value to be loaded into a destination set by DATA2 and DATA3. When a command does not need to put any information into byte DATA1 a preamble xx1010xx is recommended to fill this byte. It is possible to set-up several features in one bus operation and to allow this the decoding only acts on single or selected bits; the others are given as "x" in the block descriptions. Two bits of DATA2 also set the type of command, with four options:

DATA2	DATA2	Type of	Comment
bit 7	bit 6	Command	
0	0	SLEEP	No reply
0	1	NORMAL	Send requested data
1	0	SET-UP	No reply
1	1	TEST	No reply

Sleep mode is selected to put the cellular terminal into a very low power state for when it is "Off" and neither waiting for, nor setting up a call. In Sleep only the crystal and 8.064 MHz oscillators, DAC1 and DAC2, the OSC8 phase locked loop,

and the CLK8 output driver will be active, and are used to clock the microcontroller. To reduce the supply current to its minimum in Sleep the synthesisers must also be powered down, by a Word D message with DA and DM both set HIGH as described under **Synthesiser Bus - Receive Only**. During Sleep all set-up values are retained unless changed by a Set-up command. The exit from Sleep is by any Normal command.

Normal commands will end Sleep mode but are primarily used to change the operating mode of the cellular terminal or to request ADC data. The ACE9030 will output data onto the serial bus after a Normal command.

Set-up commands are used to adjust various operating parameters but can also initiate a logic restart if DATA3 bits 1 and 0 are both "1" so for routine changes of set-ups these bits should always be 00.

Test mode is included only for use during chip manufacture.

The Sleep Command - DATA2 bits 7, 6 = 00

DATA1	DATA2	DATA3
xx1010xx	00xxxxxx	XXXXXXX

# **ACE9030**

## Summary of Normal Commands - DATA2 bits 7, 6 = 01

Normal commands are always a request for data; the ADC registers to be read are defined by Y1 and Y0 in DATA3. A normal command will also end Sleep mode.

BIT	EFFECT when at 0	EFFECT when at 1			
DATA2:					
7	With DATA2:6 defines command type	-			
6	-	With DATA2:7 defines command type			
5	Discriminator powered down	Discriminator active.			
4	-	Load Lock threshold register from DATA1:7-1			
3	DAC3 powered down	DAC3 active			
2	-	Load DOUT7-0 from DATA1:7-0			
1	-	Load DAC3 from DATA1:7-0			
0	Not used	Not used			
DATA3:	DATA3:				
7	Not used	Not used			
6	LO2 multiplier powered down	LO2 multiplier active			
5	Set DOUT8 to OFF	Set DOUT8 to ON, to output the ADC reference voltage			
4	-	Load ADC1 comparator from DATA1:7-0			
3	-	Load DAC1 from DATA1:7-0			
2	-	Load DAC2 from DATA1:7-0			
1	Y1 Decode with DATA3:0 for Polling ADC register read				
0	Y0 Decode with DATA3:1 for Polling ADC register read				

## Summary of Set-up Commands - DATA2 bits 7, 6 = 10

BIT	EFFECT when at 0	EFFECT when at 1
DATA2:		
7	-	With DATA2:6 defines command type
6	With DATA2:7 defines command type	-
5	Not used	Not used
4	-	Set OSC8 VCO range from DATA1:5-0
3	-	Set OSC8 VCO offset from DATA1:5-0
2	Select input A for ADC3	Select input B for ADC3
1	Select input A for ADC2	Select input B for ADC2
0	OSC8 off	OSC8 on
DATA3:		
7	Crystal oscillator off	Crystal oscillator on
6	Bandgap off - use external reference	Bandgap on
5	-	Set discriminator divisors from DATA1:7,6
	and lock detect per	iod from DATA1:5
and OSC8 divisors	from DATA1:2-0	
4	-	Set bandgap trim from DATA1:7-0
3	Not used	Not used
2	Not used	Not used
1	-	Do a restart if both DATA3 bits 1 and 0 are at 1
0	-	Do a restart if both DATA3 bits 1 and 0 are at 1

#### **Radio Interface Bus - Transmit**

The ACE9030 only drives the bus in response to a request for data by a Normal command as described above. To avoid any bus contention, there is a delay from the end of a data request to the start of the response, see figure 10. The data will start on the fifth rising edge of CL after the rising edge of LATCHB.

The output Preamble word begins with a fixed pattern 1 0 1 0 and then includes the source code number (Y1, Y0) for the Result words and the status of the Lock Detect from the synthesiser, all as described in the section Polling A to D Converter.




Figure 10 - Radio Interface transmit bus timing

#### Synthesiser Bus - Receive Only

The overall format to control the synthesiser is basically the same as for the Radio Interface. There is an option of a 32 bit

sequence for the A word. The width of the LATCHC pulse is used to set the duration of speed-up mode when changing channels.




Figure 11 - Synthesiser bus timing

## ACE9030

Data is accepted by the circuit on the rising edge of LATCHC. Programmable divider ratios will be changed at their next re-load, at up to a whole comparison period after the LATCHC edge.

Normal channel changes require only word A but if it is necessary to maintain exactly uniform loop dynamics the parameter CN (see Main Synthesiser - Normal Mode) must also change. This can be achieved by either sending a word B for the CN parameter before word A for the frequency or alternatively the extended command A2 can be used to combine both in one long word. This A2 mode is not supported by the ACE9050 as it is not necessary for most cellular terminals

If Word B is reprogrammed, the new values do not become effective until the next Word A is written. This prevents any spurious conditions during a channel change.

The LG bit in Word D sets whether A or A2 mode is to be used. 0 for A and 1 for A2.

Speed-up drive is active for the duration of the LATCHC pulse that loads the A or A2 word and if it is required the pulse will typically be hundreds of cycles of CL in duration.

In some applications the system performance can be improved by holding LATCHC at HIGH to minimise clock noise on the synthesisers. LATCHC also controls Speed-up mode and so to exit speed-up mode after a channel change the LATCHC must be driven LOW and then a dummy command can be added to get LATCHC back to HIGH. This dummy command should be a non-functional word formed by setting the last four bits to 1111 as in figure 11; the value or the number of the data bits before the four 1's are of no significance so the typical schemes are to send either a standard 24 bit message ending 1111 or a special 4 bit only message of 1111 and in both cases the LATCHC is kept HIGH until the next channel change.

The TEST bits in Word B must be set to 0000 for normal operation and the first two bits in Word B should be set to 00 to be sure of compatibility with future variants.

#### **Summary of Synthesiser Programming**

BIT STRING	Range of values	FUNCTION
N1	3 - 4095	Main synthesiser down count; prescaler at lower modulus.
N2	1 - 255	Main synthesiser up count; prescaler at higher modulus.
NF	0 - 7	Main synthesiser fractional increment numerator.
TEST	0000	This state must be selected in every Word B for normal operation.
		TEST pin will be held LOW to screen adjacent PDA pin.
		Other test modes are for use during chip manufacture only.
CN	0 - 255	Main charge pump current scaling coefficient.
K	0 - 15	Integral charge pump speed-up mode multiplying factor.
L	0 - 3	Proportional charge pump speed-up mode exponent, giving x 2, x4, x 8
		or x 16 current.
NA	3 - 4095	Auxiliary synthesiser VCO divider ratio.
NR	8 - 4095	Reference divider ratio.
SM	0 - 3	Main synthesiser comparison frequency select.
DM	0, 1	Main synthesiser in standby mode if DM set HIGH.
SA	0 - 3	Auxiliary synthesiser comparison frequency select.
DA	0, 1	Auxiliary synthesiser in standby mode if DA set HIGH.
FMOD	0, 1	Fractional-N denominator, <sup>1</sup> / <sub>5</sub> 's when at "0" or <sup>1</sup> / <sub>8</sub> 's when at "1".
LG	0, 1	Control bus mode select - Word A if LOW or Word A2 if HIGH.

#### Functional Description - Blocks in the Radio Interface

#### **Power-On Reset Generator**

To ensure a tidy start-up there is an internal power-on detector to initialise various registers.

This initialisation leaves the Radio Interface in Sleep mode with the crystal and 8·064 MHz oscillators running. The 8·064 MHz PLL will be set up for a 15·36 MHz crystal as a default to ensure the microprocessor is not clocked too fast during the start up sequence. Any Normal command can be used to change to active operation.

A software Restart command can be sent to force the Radio Interface to the power-on reset state. This command is:

DATA1	DATA2	DATA3
XXXXXXXX	10xxxxxx	xxxxxx11

#### **Digital Outputs**

The nine digital outputs, DOUT8 to DOUT0, are used to control the status or function of radio subsections external to the ACE9030 and are controlled by a Normal type command with a logic "1" setting the output to HIGH or ON and a logic "0" giving LOW or OFF.

Outputs DOUT0 and DOUT1 are power switches from  $V_{\text{DDX}}$  to supply Front-End circuits. Both are forced to OFF in Sleep mode.

Outputs DOUT2 to DOUT4 are logic level outputs to control various functions in the cellphone. DOUT2 and DOUT3 are forced to HIGH and DOUT4 is forced to high impedance in Sleep mode.

Outputs DOUT5 to DOUT7 are low current outputs with reduced voltage swing to control power down in the ACE9010 and ACE9020. All three are forced to LOW in Sleep mode.

Output DOUT8 can be driven by the buffered Band-gap based ADC reference voltage and is included for test and setting-up purposes, as well as for driving a temperature sensing thermistor read through one of the ADC channels. DOUT8 is forced to high impedance in Sleep mode.

The control formats are Normal commands:

DATA1	DATA2	DATA3
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	01xxx1xx	xxxxxxx

where DATA1 bits 7 to 0 control DOUT7 to DOUT0 respectively when enabled by DATA2 bit 2, and:

DATA1	DATA2	DATA3
XXXXXXXX	01xxxxxx	xx D <sub>5</sub> xxxxx

where DATA3 bit 5 controls DOUT8 directly.

#### **Lock Detect Filter**




Figure 12 - Lock Detect Block Diagram

The Lock Detect Filter processes the phase errors in both synthesisers to give a clean signal to put onto the bus as a single bit added to the ADC read response.

In the synthesiser section of the ACE9030 the time differences between the active edges of the outputs of the programmable dividers and of the reference divider are compared with a window of two cycles of the reference clock, XO, from the crystal oscillator. If a loop has a time difference, or phase error, larger than this window then that loop is deemed unlocked and its lock signal is held low for a whole comparison

period, giving a Main Lock and an Auxiliary Lock signal. When both synthesisers are active the error signals are combined by an AND function to give the internal signal LOCK. If either synthesiser is powered down its lock is disregarded and if both are powered down the ACE9030 will always give LOCK at LOW, the unlocked state, to be output on the bus. This final signal LOCK is normally HIGH to indicate locked loops but will pulse low for one or more comparison periods when an active synthesiser is unlocked.




Figure 13 - Typical Lock Detect Waveforms

Pulses can occur on the LOCK signal at a rate up to the higher of the Main and Auxiliary comparison frequencies, and typically either 12·5 kHz for ETACS (50 kHz if Fractional-N is used) or 30 kHz for AMPS so some extra filtering is needed to get a clean lock indicator.

LOCK is filtered by first sampling at 504 kHz (the bus clock CL divided by two) and then counting the number of HIGH samples in a pre-determined period. There are two selections available for this counting period, approximately 160  $\mu s$  (2 periods of 12·5 kHz or 8 of 50 kHz) or approximately 167  $\mu s$  (5 periods of 30 kHz) which are set by a second counter, also running at 504 kHz and with a fixed modulus of 80 or 84. LOCK is stable for each comparison period so the counts for each comparison frequency are always in blocks of 40 for 12·5 kHz, 10 for 50 kHz or 16 for 30 kHz.

The value in the LOCK sample counter is compared with a threshold previously set by another bus command, to determine if the loops are locked, the result is then output as the last bit in the pre-amble word in the response to a Normal command, before the ADC levels are given, as described in the section Polling A to D converter.

The filter period is selected by the following Set-up command where DATA1 bit  $D_5$  sets the period to one of the two values to suit whichever cellular system is to be used:

#### Polling A To D Converter

A five channel polling Analog to Digital Converter is used to monitor various analog levels, such as Received Signal Strength, Transmitter Power, Temperature and Battery Voltage. The 8 bit ADC has a nominal range of 0·15 V to 3·45 V for codes 00 to FF and is connected to each input channel, ADC1 to ADC5, in turn by the scanning logic. The results are put into individual registers for reading by the microcontroller. The successive approximation technique is used, with the bus clock CL controlling both the timing of the conversion and also the polling around the inputs. The voltage reference for the ADC is shared with the three DAC's and is derived from the bandgap voltage through a trimming multiplier which can be monitored on DOUT8 and is described in the section Band-Gap Reference. Some channels are scanned more frequently than others, with the pattern:

5, 1, 5, 2, 5, 1, 5, 3, 5, 1, 5, 4,

DATA1	DATA2	DATA3
xx D <sub>5</sub> xxxxx	10xxxxxx	xx1xxx00

DATA1:5 = 0 sets 160  $\mu$ s for ETACS (Window count = 80) and DATA1:5 = 1 sets 167  $\mu$ s for AMPS (Window count = 84). The threshold is set by a Normal command:

DATA1 bits D<sub>7</sub> to D<sub>1</sub> form a 7 bit binary number in the range

DATA1	DATA2	DATA3
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 x$	01x1xxxx	XXXXXXX

0 to 127, which is the threshold value to be loaded. The window period of 80 or 84 clock cycles sets the maximum count value that can be found; the effect of unlock is to reduce the actual count by at least one comparison period's worth of samples 40, 10, or 16 so a suitable threshold can easily be chosen. Assuming that the maximum sensitivity is required the threshold should be set at just above the maximum count (80 or 84) minus the effect of one unlock count (40, 10, or 16), to give suggested thresholds of at least 42 (for 12·5 kHz) or 72 (for 50 kHz) or 70 (for 30 kHz). In each case any convenient number between these suggestions and the maximum count may be used as the selection is not critical.

which repeats continuously. With clock CL at its normal 1008 kHz frequency, the scanning rates are 12·6 kHz for ADC5, 6·3 kHz for ADC1 and 2·1 kHz for ADC2, 3 and 4.

Channels 2 and 3 each have two options, 2A, 2B and 3A, 3B as pins to connect to alternative points to monitor. The selection is by a Set-up command:

DATA1	DATA2	DATA3
XXXXXXXX	10xxx D <sub>2</sub> D <sub>1</sub> x	xxxxxx00

where DATA2 bit  $\rm D_2$  selects ADC3B when HIGH or ADC3A when LOW for measurement by channel 3, and DATA2 bit  $\rm D_1$  selects ADC2B when HIGH or ADC2A when LOW for measurement by channel 2.

The ADC data in the five registers is read in response to a Normal command, with the two results to be output being selected by two bits of DATA3:

DATA1	DATA2	DATA3
XXXXXXX	01xxxxxx	$xxxxxxY_1Y_0$

where  $Y_1 Y_0$  are decoded to select:

Y <sub>1</sub>	Y <sub>0</sub>	Data requested
0	0	ADC5 & ADC1
0	1	ADC5 & ADC2A/B
1	0	ADC5 & ADC3A/B
1	1	ADC5 & ADC4

The requested data is then clocked out after a fixed delay, with a preamble followed by the two results:

PREAMBLE	RESULT 1	RESULT 2
1010 Y <sub>1</sub> Y <sub>0</sub> 0 L	RRRRRRRR	RRRRRRRR

The  $Y_1 Y_0$  code is output to confirm the data selection and is the same as in the Normal command that requested the data, detailed above, L is the Lock Detect status from the Lock Detect Filter, and the two results are in the order ADC5 in RESULT 1 and ADC1, 2, 3, or 4 in RESULT 2.

The level in the ADC1 register is continuously compared with a threshold number such that if ADC1 is above this threshold the output pin RXCD is driven HIGH and can be used to indicate the presence of a received carrier. The threshold is set by a Normal command on the bus, with the value in DATA1:

DATA1	DATA2	DATA3
DDDDDDDD	01xxxxxx	xxx1xxxx

#### **IREF Bias Circuit**

To set the operating current for several blocks in the Radio Interface there is a bias pin  $I_{\text{REF}}$  which should be connected to the ground plane ( $V_{\text{SS}}$  pins) via a resistor whose value depends on the supply voltage, 68 or  $100\,\text{k}\Omega$  for  $3\cdot75\,\text{V}$  or  $4\cdot85\,\text{V}$  nominal  $V_{\text{DD}}.$  The current into this pin is then mirrored to the various functional blocks. To reduce the noise on this bias a capacitor can be added from the IREF pin preferably to the supply or alternatively to a good ground. A value of 82 nF offers a good compromise between noise rejection and power-up time.

#### D to A Converters

There are three 8-bit DAC's with buffered outputs in the

DAC1 and DAC2 have a high zero offset, a nominally 15  $k\Omega$  output series resistor, and are stable when driving up to a 100 nF load capacitance.

DAC3 has a low zero offset and no output resistor. In order to guarantee stability the capacitance of the load on DAC3 must be no more than 30 pF.

The output resistors on DAC1 and DAC2 are used to form part of a low pass filter and these DAC's are intended to be used to adjust the crystal frequency as given below under Crystal Oscillator.

The level for each DAC is set by a Normal command:

DATA1	DATA2	DATA3
DDDDDDDD	01xxxx D₁ x	xxxx D <sub>3</sub> D <sub>2</sub> xx

where the data in DATA1 is loaded into DAC1 if DATA3 bit  $D_3$  is HIGH, into DAC2 if DATA3 bit  $D_2$  is HIGH, or into DAC3 if DATA2 bit  $D_1$  is HIGH.

DAC1 and DAC2 remain active during Sleep mode but the outputs are driven with reduced current capability; this will slightly reduce the accuracy and will significantly increase the settling time to any level change. DAC3 is powered down in Sleep mode.

To power down DAC3 outside of Sleep mode, a Normal command may be used:

DATA1	DATA2	DATA3
XXXXXXXX	01xx D <sub>3</sub> xxx	XXXXXXX

where DAC3 is active if DATA2 bit  $D_3$  is HIGH or powered down if DATA2 bit  $D_3$  is LOW.

#### L.F. Amplifiers

Two identical low frequency amplifiers are provided; one has inputs AMPP1 and AMPN1 driving output AMPO1, the other has inputs AMPP2 and AMPN2 driving output AMPO2.

A typical use for AMP1 is as a linear amplifier to buffer the DAC3 output to drive the transmit power control in a software controlled loop with a power sensor input to ADC5.

AMP2 is typically used as a comparator to detect transmit power independent of the software as a system integrity check. The System Controller can then gate the presence of transmitter power on AMPO2 with the absence of received carrier on RXCD to detect a non-valid status and re-initialise the system.

#### **Crystal Oscillator**

A crystal oscillator maintaining circuit is provided on pins CIN1 and CIN2 for use with a crystal at 12·8, 14·85 or 15·36 MHz depending on the cellular system chosen. The circuit is designed for a crystal cut for a 20 pF load and with an ESR less than 25  $\Omega$ . To ensure reliable fast start times for this oscillator the bias current is increased significantly for the first 2047 cycles of oscillation after power-up, a restart command or after an oscillator ON command and then automatically changes to the lower normal level. The normal level has been chosen to still guarantee start-up if the circuit should be stopped by some external interference but to consume less power than the fast start mode.

The buffered internal output of this oscillator is used in several sections of the chip and is referred to as XO in this data sheet. This oscillator can be trimmed by using DAC1 and DAC2 to control varicap diodes and so to pull the frequency, the two DAC's may be used to give separate AFC and temperature compensation. A typical external circuit is shown in figure 14. Each DAC provides typically 30ppm tuning range.

If preferred, an external oscillator can be used by driving into CIN1 with CIN2 left open circuit. To allow this external drive the internal oscillator should be shut down by using a Set-up command with DATA3 bit  $D_7$  at LOW. The internal oscillator is switched on at power-up, at restart, and by a Set-up command with DATA3 bit  $D_7$  at HIGH:

DATA1	DATA2	DATA3
XXXXXXXX	10xxxxxx	D <sub>7</sub> xxxxxx00




Figure 14 - Crystal Oscillator Trimming Circuit with Typical Component Values

#### **Crystal Multiplier for LO2**

To mix the first intermediate frequency signal down to the second IF a second local oscillator is needed. In the ACE9030 there is a crystal frequency multiplier to generate this signal by squaring the crystal oscillator waveform and selecting the desired harmonic. To multiply the crystal frequency by 3 or 5 output LO2 is driven at the reference frequency with a 1:1 mark space ratio. This ratio of 1:1 is chosen to minimise the even harmonics, especially the second and fourth. A tuned circuit will pick off the required harmonic. ACE9030 is specified with the external components shown in Figure 15 giving 44.55 MHz derived from 14.85 MHz crystal. The  $6.8 \mathrm{k}\Omega$  resistor and  $5.6 \mathrm{pF}$  capacitor represent the input impedance of a typical IF amplifier LO input.




Fig. 15 Basic Circuit of the Crystal Multiplier

Typical frequencies generated by the multiplier are:

Crystal	Multiplier			2nd I.F.
14·85 MHz			45·00 MHz	
15·36 MHz	x 5	76·80 MHz	77·25 MHz	450 kHz

Typical performance for noise power measured in the adjacent channels,16 kHz wide at 25 kHz offset is – 70 dBc.

To power down the multiplier if it is not required, a Normal command can be used with DATA3 bit D6 set to LOW, to set the multiplier power on DATA3 bit D6 should be set to HIGH:

DATA1	DATA2	DATA3
XXXXXXXX	01xxxxxx	x D <sub>6</sub> xxxxxx

#### **Band-Gap Reference**

A band-gap voltage reference is used to set levels in the ADC, in the DAC's and the currents in the synthesiser charge pumps. This voltage is smoothed by an external decoupling capacitor on the DECOUP pin.

The voltage derived for the ADC full range reference can be monitored through pin DOUT8. The Radio Interface DAC reference is nominally the same as the ADC reference and it can be monitored independently of DOUT8 by setting DAC3 (the low output impedance DAC) to full scale.

To power down the band-gap reference to allow the use of an external reference voltage on pin DECOUP the following Set-up command can be used:

DATA1	DATA2	DATA3
XXXXXXX	10 xxxxxx	x D <sub>6</sub> xxxx00

where the band-gap is powered down if DATA3 bit D6 is LOW or is active if DATA3 bit D6 is HIGH.

The band-gap voltage multiplier for the ADC and DAC reference (nominally 3·45 V) can be adjusted by a Set-up command to correct for production spreads:

DATA1	DATA2	DATA3	
DDDDDDDD	10xxxxxx	xxx1xx00	

where the value in DATA1, G<sub>BG</sub>, sets the gain from band-gap to output voltage according to the approximate equation:

$$\frac{V_{\text{OUT}}}{V_{\text{BG}}} = \frac{(430 \times G^{\text{BG}} + 355 \times 10^3)}{(145 \times 10^3)}$$

For a typical  $V_{\rm BG}$  of 1·2 V the number is approximately 144 (=  $90_{\rm HEX}$ ) and for a typical  $V_{\rm BG}$  of 1·3 V the number is approximately 70 (=  $46_{\rm HEX}$ ) and a suitable trimming pattern can be chosen.

#### 8.064 MHz Oscillator




Figure 16 - OSC8 Block Diagram

An  $8\cdot064$  MHz oscillator OSC8 is provided to drive the ACE9050 System Controller through pin CLK8. ACE9050 further drives the ACE9040 Audio Processor and the CL bus clock via a  $\div$  8 divider. OSC8 is locked to the crystal oscillator by a phase locked loop with an external filter on pin C8B.

This loop can be programmed by a Set-up command to give the correct output frequency with any of the normally used crystals. Note that the same Set-up command uses DATA1 bit  $D_5$  for the lock logic and bits  $D_7$  and  $D_6$  for the Discriminator programming:

DATA1	DATA2	DATA3	
$XXXXX D_2 D_1 D_0$	10xxxxxx	xx1xxx00	

where  $D_2 D_1 D_0$  act as in table 2. At power-on reset the setting is  $D_2 D_1 D_0 = 110$ , the values for a 15·36 MHz crystal, so that the microcontroller is never clocked too fast with any of the crystals and can then send the Set-up message to set  $D_2 D_1 D_0$  to the correct levels.

With a 14·85 MHz crystal it is not possible to both use a high comparison frequency and get the exact 8·064 MHz output, so two options are provided. The lower comparison frequency will give the output exactly correct but will need larger capacitors in the loop filter and the higher option allows smaller capacitors and can improve close-in phase noise by having a larger loop bandwidth, but gives a very small frequency error - this error should have no effect in a practical cellular terminal.

A Sleep command will not change the status of OSC8; if enabled it will remain active when put into Sleep mode and when returning to Normal mode. If the OSC8 oscillator is not required it can be switched off by a Set-up command:

DATA1	DATA2	DATA3
XXXXXXXX	10xxxxx D <sub>0</sub>	xxxxxx00

where DATA2 bit D0 at LOW gives OSC8 OFF or DATA2 bit D0 at HIGH gives OSC8 ON.

To allow for design and manufacturing tolerances the VCO can be trimmed by two set-up commands, each of which loads a 6 bit value in DATA1 into a control register. One sets frequency "Range" (effectively the VCO gain but also with an effect on the centre frequency):

DATA1	DATA2	DATA3
xx D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	10x1xxxx	xxxxxx00

The other sets frequency "Offset" (effectively the VCO centre frequency but also with an effect on the gain):

	DATA1	DATA2	DATA3
I	$xx D_5 D_4 D_3 D_2 D_1 D_0$	10xx1xxx	xxxxxx00

The default values loaded by the power-on reset are Offset =  $0A_{HEX}$  and Range =  $21_{HEX}$  and were chosen to help ensure that the output clock on CLK8 does not run faster than 8.064 MHz while better values are to be loaded. These default values can usually be left unchanged for normal operation.

The output of the phase comparator charge pump is on pin C8B so that an external loop filter can be connected. This loop filter then drives the VCO control voltage, also through

Command Data D2 D1 D0	Crystal frequency	Crystal divider	PLL comp. freq. (kHz)	OSC8 divider	Exact CLK8 output (MHz)	Error (ppm)
100	12·8 MHz	÷100	128	÷63	8.064	0
011	14·85 MHz	÷825	18	÷448	8.064	0
1 0 1	14·85 MHz	÷337	44.065281	÷183	8.0639466	-7
1 1 0*	15·36 MHz	÷120	128	÷63	8.064	0

<sup>\*</sup> Power up default

Table 2

C8B to close the loop. An integration is needed to set the VCO onto the correct frequency and other components can then ensure loop stability. Enough filtering must be provided to give a clock output suitable for all of its uses - microprocessor clock and audio filtering. A typical loop filter is shown in figure 17.




Figure 17 - Typical OSC8 Loop Filter

#### **AFC Amplifier and Discriminator**




Figure 18 - Audio Discriminator And AFCOUT Circuit

The input signal to the pin AFCIN is approximately a squarewave from the second (final) I.F. amplifier-limiter at 450 or 455 kHz and is A.C. coupled to the pin through a capacitor of typically 1 nF to drive a Schmitt trigger and become a logic signal. This signal carries the received modulation - speech, SAT and signalling data. AFCIN is first amplified and limited and then processed in two separate paths as in figure 18.

One path samples the input signal at 504 kHz, with a clock generated by a divide-by-two from the CL clock. This sampling gives a mixed-down output AFCOUT at 54 kHz when the input is at exactly 450 kHz and otherwise tracks the offset to allow estimation of the local oscillator error and the crystal error so that an AFC loop can be built to adjust the crystal to exactly the

correct frequency. Further details of this feature are given in the APPLICATIONS HINTS section. AFCOUT is also used by the modem in the ACE9050 to receive signalling DATA.

The other path is the audio discriminator which is a purely digital implementation of the quadrature technique where the exclusive-OR gate acts as a digital multiplier and compares two samples of the AFCIN signal separated by a programmable delay to extract the audio and drive the speech and SAT paths in the ACE9040. The delay length, M, and the crystal divider, D, are both programmable for the various crystal and intermediate frequency choices.

After demodulation the audio is low-pass filtered on-chip to remove the doubled sampling clock and then bandpass

filtered to nearer telephone bandwidth by an on-chip amplifier with off-chip feedback components.

The I.F. signal is digitised at a rate set by the crystal in use and by the divider D in figure 18 and so will be in the range 4·267 to 7·680 MHz. These rates are all greater than the maximum audio frequency of 3·4 kHz by a factor of at least 1254 (which is over 2¹⁰) and so the quantisation allows better than 63 dB signal to noise ratio in the final audio, even though only single bit quantising is used. The I.F. is oversampled by a much smaller ratio and so will have a smaller signal to noise ratio if measured in its total bandwidth, but this bandwidth is reduced in the demodulation process to give a good audio signal to noise ratio in the system.

To power down the discriminator a Normal command can be used:

DATA1	DATA2	DATA3
xxxxxxxx	01 D₅ xxxxx	XXXXXXX

where the discriminator is powered down if DATA2:D $_5$  is LOW or is set active if DATA2:D $_5$  is HIGH.

The values of the programmable constants D and M are set by a Set-up command, which can also use DATA1 bit  $D_5$  for the lock logic filter period and DATA1 bits  $D_2$ ,  $D_1$ ,  $D_0$  for the OSC8 mode programming:

DATA1	DATA2	DATA3
D <sub>7</sub> D <sub>6</sub> xxxxxx	10xxxxxx	xx1xxx00

The two control bits  $D_7$ ,  $D_6$  set the values for D and M as in table 2. From this table of frequencies and division ratios it is possible to calculate the length of the delay M in terms of cycles of the input I.F. to understand the discrimination process shown in table 3.

It can be seen that a 12.8 or 15.36 MHz crystal will give a delay of a few whole cycles plus or minus one quarter cycle to a very good accuracy and that a 14.85 MHz crystal similarly gives some whole cycles plus or minus an odd third of a cycle.

These non-integer delays are needed because the delays are not locked to the I.F. input on AFCIN, and to get a demodulated output the comparisons must include an edge time, at least for some samples. The odd quarter or third of a cycle ensures that the phase of the start of the delay time will

rapidly increase relative to the I.F. signal and so avoid low frequency beats, when the system could sit in the state where a steady part of one cycle is compared with a steady part of another for a long period of time and so give no output.

The accuracy of the delay is not important as a small error will only give a D.C. offset in the output but the delay must be consistant to avoid adding modulation to the output so in the ACE9030 it is derived from the crystal frequency.

The sampling rate must not be a harmonic of the I.F., or very close to one, to prevent the sampling phase becoming synchronised to the signal and so missing all edges, leading to the modulation being lost for long periods of time at the beat frequency (a 14.85 MHz crystal cannot be used in D = 3 mode with an I.F. at 450 kHz as 14.85 MHz ÷ 3 is 4.95 MHz which is 11 x 450 kHz). It cannot be assumed that a sampling rate greater than 4 MHz always meets the Nyquist criterion for the I.F. signal at nominally 450 or 455 kHz because the input signal is often a square wave from a limiting amplifier and if not is converted to a switching logic signal in the Schmitt trigger input buffer giving many significant harmonics. The modulation deviation is up to 14.5 kHz and is multiplied by the harmonic number to give increasingly wide deviation such that the spectrum eventually becomes continuous, but at a low level, for the very high (e.g.17th or above) harmonics. A sampling rate of a few MHz will then retain all required information and allow distortion free demodulation but is undersampling in Nyquist terms so aliasing effects must be avoided by choosing a frequency separated from the nearest harmonic of the I.F. by at least twice the modulation frequency. All combinations given in tables 2 and 3 can safely be used but care is needed if a different crystal or I.F. is required. For example, a 14.4 MHz crystal cannot be used in ÷ 2 mode with a 450 kHz I.F. but ÷ 3 can be used and with an M of 40 will give a delay of 3.75 I.F. cycles and alias-free demodulation.

Sampling the I.F. signal at a rate of only 9·3 to 16·9 times the I.F. will remove the fine detail of the modulation from each individual cycle of the I.F. but the modulation bandwidth is very low (both speech and tones) compared to this sampling rate so the information will be preserved as infrequent whole sample steps, which when averaged over many samples will show the correct modulation.

To explain the operation of the discriminator an example diagram of the sampling points and the comparison delay is given in figure 19, with the effect of modulation on the input shown by fine lines. The increasing separation of these dotted

DATA1 bit D <sub>7</sub>	DATA1 bit D <sub>6</sub>	Set D	Set M	Intended I.F.	Intended Crystal
0	0	2	39	450 kHz	12·8 or 14·85 MHz
1	0	3	40	455 kHz	12·8 or 14·85 MHz
0	1	3	37	450 kHz	15·36 MHz
1	1	2	38	455 kHz	15·36 MHz

Table 2

<b>D</b> <sub>7</sub> , <b>D</b> <sub>6</sub>	D	M	Crystal Freq.	Sampling Rate	I.F.	Delay as I.F. cycles
0, 0	2	39	12·80 MHz	6·400 MHz	450 kHz	2.742
0, 0	2	39	14·85 MHz	7·425 MHz	450 kHz	2.363
1, 0	3	40	12·80 MHz	4·267 MHz	455 kHz	4·266
1, 0	3	40	14·85 MHz	4·950 MHz	455 kHz	3.677
0, 1	3	37	15·36 MHz	5·120 MHz	450 kHz	3.252
1, 1	2	38	15·36 MHz	7·680 MHz	455 kHz	2·251

Table 3




Figure 19 - F.M. Discriminator Example Timing Diagram

phase effect of f.m. increases as more cycles are examined. The modulation lines are drawn as the phase change on the real input waveform but the separation from the nominal edge position can also be interpreted as the probability of a whole cycle shift on the sampled version of the signal as in the ACE9030.

Only six delay comparisons are shown, stepping across at the sampling rate, but the effect of the pattern can easily be seen by continuing the sequence, and two conclusions can be drawn:

- 1) The output waveform is at twice the frequency of the input this is true for all delay-and-multiply schemes.
- 2) The output high time is modulated by the phase modulation accumulated over the delay duration and the output period is only modulated slightly by the instantaneous input phase shifts so the effect is to modulate the duty cycle. Due to the sampling of the I.F. input the modulation will really be quantised so the width of the modulation box should be read as a probability of a whole cycle shift in edge position rather than as a phase shift but the effect is the same when averaged over many cycles.

By converting the modulation from a phase shift to a duty cycle all that is then needed to recover the original baseband signal is to smooth the discriminator output to remove the 900 kHz sampling, leaving an analog signal proportional to the original frequency deviation and to the delay length. The low-

pass filter in ACE9030 is first order and has its  $-3\,\mathrm{dB}$  point at approximately 70 to 80 kHz to significantly reduce the clock level; the audio bandpass filter then further reduces this level to give a cleaner audio output to drive the ACE9040 where it is again filtered.

The demodulation gain can be determined by considering the effects of a 1 kHz frequency offset on the input signal, and using I.F. = 450 kHz and Delay = 2.742 cycles and  $V_{DD} = 3.75$  V in the example:

A 1 kHz frequency offset will give a phase change in the I.F. signal, during each cycle, of  $2\pi$  x (1 kHz / I.F.) radians or as a fraction of a cycle, (1 kHz / I.F.) which in this example is 1/450 of a cycle.

If the discriminator delay is measured in I.F. cycles the change in output pulse width for each of the two output pulses is: (Delay in cycles) x (phase change per cycle) = Delay x (1 kHz / I.F.) in I.F. periods, which in this example is 2.742 x 1/450 periods of 450 kHz, or 13.5 ns.

Output pulses occur at a rate of  $2 \times I.F.$ , so the change in output pulse width measured in output periods is  $2 \times I.F.$  (change measured in I.F. periods), giving  $2 \times I.F.$  The duty cycle is defined as pulse width/period so the result is also the change in duty cycle. For this example the change is 0.012.

The output is a logic signal so its amplitude is  $V_{DD}$  for all settings and for all modulation, thus the final effect of a 1 kHz offset is an output change of 2 x Delay x 1 kHz x  $V_{DD}$  / I.F. and

<b>D</b> <sub>7</sub> , <b>D</b> <sub>6</sub>	D	M	Delay as I.F. cycles	I.F. kHz	Absolute Gain in μV/Hz,	Absolute Gain in μV/Hz,	Relative Gain
			iii i dydidd		$V_{DD} = 3.75 \text{ V}.$	$V_{DD} = 4.85 \text{ V}.$	
0, 0	2	39	2.742	450	45.7	59∙1	1·8 dB
0, 0	2	39	2.363	450	39·4	50.9	0·5 dB
1, 0	3	40	4.266	455	70.3	90.9	5·6 dB
1, 0	3	40	3.677	455	60.6	78·4	4·3 dB
0, 1	3	37	3.252	450	54.2	70∙1	3·3 dB
1, 1	2	38	2·251	455	37·1	48.0	0 dB

Table 5

the example gives 0.045 V.

Removing the arbitrary 1 kHz, the gain at the exclusive-OR gate is given by:

Gain = 2 x Delay in I.F. cycles x  $V_{DD}$  / I.F. with the units of volts per Hertz of deviation.

To be strict, the pulse width is reduced for a positive deviation, so the gain is negative, but this may be ignored as the audio polarity is not of any relevance and also is inverted several times before driving the earpiece.

Using the delay lengths from table 3 the range of gains (at the exclusive-OR gate) can be listed and then compared with the lowest as shown in table 5.

This shows a gain range of 5.6 dB which must be allowed for in the later stages, but also gives absolute gains which show the discriminator could cause saturation in the following stage if a high deviation signal is received. For example speech can be set to 8 kHz deviation so the maximum voltage (with  $V_{DD}$  at 3.75 V) is 70.3 x 8000  $\mu$ V = 562 mV peak. With ST and SAT the total deviation can become 14.5 kHz, potentially giving 1.019 V peak signal, or over 2 V peak-to-peak and leading to possible saturation. There is also the full  $V_{DD}$  switching waveform to handle. Other supply levels will simply scale the signals and not change the saturation problem. A 6 dB attenuator is included in the low pass filter that follows the discriminator output driver to avoid any possibility of saturation in the audio reconstruction filter. This attenuator is a simple 2.1 potential divider so will also halve the D.C. level of the signal.

A further effect to be considered is the D.C. offset that results from using delays that are not ideal multiples of cycles of the AFCIN frequency. It can be seen from the Timing Diagram, figure 19, that when the delay is exactly an odd number of quarter cycles each half cycle at one end of the delay will symmetrically straddle an edge the other end of the delay so an unmodulated input will give an output with a 1:1

mark:space ratio; this corresponds to a mid-supply level at the attenuator input, see figure 20. The attenuator output will then be centred at  $V_{\rm DD}/4$ , so the nominal D.C. gain, 2 x, of the bandpass filter will give the AUDIO output centred at mid-supply.

When a mode is selected with an odd number of thirds of a cycle the output mark:space ratio is offset, and approximating 2.363 as  $^{7}/_{3}$  or 3.677 as  $^{11}/_{3}$  the effect can be seen in figure 21.

The signal will now be centred on a level at  $^2/_3$  or  $^1/_3$  of supply, at the attenuator input (giving  $^1/_3$  or  $^1/_6$  x  $V_{DD}$  at its output) and by adjusting the D.C. gain of the bandpass filter it is possible to set the AUDIO to a mid-supply centre if required.

The components used in the bandpass filter feedback circuit should be chosen to both set the pass band frequencies (for example 50 Hz to 30 kHz) and also to set the A.C. and D.C. gains to complement the discriminator's gain and D.C. offset. Typcal A.C. gain at mid-band is around 20 dB. This filter is not of high enough order to remove all out of band noise without distorting the speech channel so to get the final band limited signal precision high order filters such as in the ACE9040 are required.

The ACE9030 is specified with the following component values (see fig 18):

 $R1 = 47k\Omega$ 

 $R2=100k\Omega$ 

 $R3 = 33k\Omega$ 

C1 = 82pF

C2 = 100nF

These values are compatible with AMPS using a 14.85MHz reference crystal and 450kHz IF. Resistors R2 and R3 determine the dc gain and can be used to compensate for the dc offset of the demodulated output. Resistors R2 and R3, R1 determine the mid band ac gain of the band pass filter.




Figure 20 - Demodulation With Odd Number Of Quarter Cycles




Figure 21 - Demodulation With Odd Thirds Of A Cycle

#### **FUNCTIONAL DESCRIPTION - BLOCKS IN THE SYNTHESISERS**

There are two synthesisers in the ACE9030 for use by the radio system, a Main loop to set the first local oscillator to the frequency needed for the channel to be received and an Auxiliary loop to generate an offset frequency to be mixed with the Main output to give the transmit frequency. The modulation is added to the Auxiliary loop by pulling the VCO tank circuit and is then mixed onto the final carrier frequency. In a typical cellular terminal the first Intermediate Frequency is 45 MHz so the Main synthesiser will be set 45 MHz above the receive channel frequency. Many cellular systems operating around 900 MHz use a 45 MHz transmit-receive offset, with the mobile transmit channel below the receive channel frequency so the Auxiliary synthesiser will be set to a fixed frequency of 90 MHz.

Loop dynamics needed for the Main synthesiser are set by the re-tuning time during hand-off and to help simplify the off-chip loop filter components there are Fractional-N and Speed-up modes available for this synthsiser, primarily for use in ETACS terminals. The Auxiliary loop does not change frequency so the only constraints are power-up time and microphonics, so a simple synthesiser is used.

The two loops share a common reference divider to save power and also to control the relative phase of the two sets of charge pumps.

As described in the section FUNCTIONAL DESCRIPTION - CONTROL BUS there is often benefit in holding LATCHC at a high level to minimise bus clock interference to the synthesiser loops. The dummy word in figure 11 is the preferred technique to set LATCHC to high for normal operation.

At power-on, the reset generator in the Radio Interface section is used to initialise both synthesisers to their power down state. In this state they can be programmed with required numbers to be ready for power-on when the whole terminal has fully initialised.

#### Reference Divider




Figure 22 - Reference Divider

A common reference divider is used for the two synthesisers, but to allow some difference in comparison frequencies the final four stage output selectors are repeated for each synthesiser as shown in figure 22. To reduce interaction between the two synthesisers the divider outputs are arranged in antiphase so that loop correction charge pump pulses occur alternately in each loop. This phase separation also reduces the peak current in the charge pump power supply and can reduce interference to other sections of the mobile terminal.

The input clock to the reference divider is the internal signal XO from the crystal oscillator. The two outputs drive the Auxiliary and the Main phase detectors directly.

A standby mode is available for the reference divider and is enabled whenever both synthesisers are in standby.

The programming numbers are all loaded from the serial bus in Word D, NR directly sets the ratio of the 12 bit divider but SA and SM select the final divisions as in the following tables:

SA	SA	Auxiliary
bit 1	bit 0	Тар
0	0	÷1
0	1	÷4
1	0	÷2
l 1	1 1	÷8

SM	SM	Main
bit 1	bit 0	Тар
0	0	÷1
0	1	÷4
1	0	÷2
1	1	÷8

The minimum allowed value of NR is set by the need to generate some small time windows around the comparison edges for Lock Detect logic and for Fractional-N compensation so a value of at least 8 is required. The maximum NR is 4095 as normal for a 12 bit counter and this is then increased by a factor of 1, 2, 4, or 8 in the final divider. A typical required reference division is  $\div$ 512 so neither of these limits should constrain the system design.

#### **Auxiliary Synthesiser**




Figure 23 - Auxiliary Synthesiser

The Auxiliary Synthesiser operates with an input frequency up to 135 MHz. The input buffer will amplify and limit a small amplitude sinewave signal and so can be driven from the ACE9020 VCO directly. There are three main blocks in this synthesiser: a 12-bit programm-able divider, a digital phase detector, and output charge pumps to drive a passive loop filter.

To assist fast recovery from power-down the inputs FIA and FIAB are designed to be d.c. driven by the TXOSC+ and TXOSC- outputs from ACE9020.

FIA can also be used single-ended if it is driven by a signal with double amplitude, the correct d.c. level and if FIAB is decoupled to ground by a capacitor (see Electrical Characteristics for full details). Internal biasing will set the d.c. level on FIAB.

The 12 bit programmable divider is set by the NA bits in Word C and ratios from 3 to 4095 can be used. This drives the phase detector along with the comparison frequency signal from the common reference divider.

A digital phase detector is used and is designed to eliminate any deadband around the locked state, this is especially important when modulation is added.

The phase detector drives switched current sources to pump charge onto an external passive loop filter which is primarily an integrator, resulting in the minimum of external components. The charge pump output current level is set by the external resistor on pin RSMA and the ratio is fixed so that nominal  $\rm I_{AUX}=8~\rm X~I_{RSMA}$ . This bias resistor also sets the main synthesiser output current but that current has a programmable ratio to enable different currents for each loop. The pin RSMA does not need any decoupling and to avoid all possibilities of oscillation the external capacitance should be less than 5 pF.

The polarity of the output is such that a more positive voltage on the loop filter (PDA pin) sets a higher VCO frequency.

A standby mode for the auxiliary synthesiser can be selected if bit DA in Word D is HIGH.

This synthesiser is used to add modulation to the transmitted signal. The most convenient approach, as shown in figure 31, is to drive the positive end of the varactor diode in the tank circuit with the loop filter to set the frequency and then to drive the negative end with the modulation from a summing circuit (speech plus SAT plus data or ST) from ACE9040.

#### **Main Synthesiser**

The main synthesiser in the ACE9030 is designed to operate with a two-modulus prescaler and will accept frequencies up to 30 MHz. To assist fast recovery from power-down the inputs FIM and FIMB are designed to be d.c. driven by the DIV\_OUT+ and DIV\_OUT- outputs from the ACE9020 or similar outputs from standard prescalers.

FIM can also be used single-ended if it is driven by a signal with double amplitude, the correct d.c. level and if FIMB is decoupled to ground by a capacitor (see Electrical Characteristics for full details). Internal biasing will set the d.c. level on FIMB.

The block diagram depends on which mode is selected but is basically the same as the Auxiliary synthesiser with added features for each mode. The common element is the phase detector, which is the same circuit used in the Auxiliary synthesiser and again drives switched current sources to pump charge into an external passive loop filter to minimise the external components. The charge pump output current level is set by the external resistor on pin RSMA and the multiplying ratio is programmable by the bus and the chosen mode as in table 6. This bias resistor also sets the Auxiliary synthesiser output current as described above.

A standby mode for the main synthesiser can be selected if bit DM in Word D is HIGH.

The Main synthesiser can be used in different modes depending on the requirements of the communication system it is operating in:

#### Normal mode

The most straightforward to use and adequate for most analogue cellular telephone systems.

#### Normal Mode with Speed-up

This adds a fast slew drive to the loop filter during channel changes so that the time from channel to channel is significantly reduced but once the change is expected to be complete the loop reverts to normal mode. A little care is needed in parameter choice and loop filter design to ensure the loop is stable in both modes and there is likely to be a higher level of comparison sidebands during speed-up mode. This combination offers a faster channel change or a lower level of comparison frequency sidebands once on channel, or with care some of each advantage.

#### Fractional-N mode

When selected this mode is permanently active and by interpolating channels between comparison frequency steps allows a higher comparison frequency to give both a faster channel change time and a lower comparison sideband level. The higher comparison frequency also allows a higher loop bandwidth which can reduce phase noise in the locked system. It is not difficult to get the Fractional-N loop compensation correct to minimise sidebands at the fractional frequency as

the ACE9030 fractions are only  $^{1}/_{5}$ 's or  $^{1}/_{8}$ 's. For further details see the later section "Detailed Operation of Fractional-N Mode".

#### Fractional-N Mode with Speed-up

This gives the ultimate loop performance from the ACE9030 but care is needed when designing the loop filter and when choosing the values of the control parameters.

#### Main Synthesiser - Normal Mode

In Normal mode the Main synthesiser is similar to the Auxiliary synthesiser with the addition of control for an external prescaler, see figure 24.

The 12-bit counter first counts down for N1 cycles, with MODMP set HIGH, then counts up for N2 cycles, with MODMP set LOW, and finally gives an output pulse (every N1 + N2 cycles) to the phase comparator and repeats the whole sequence. The use of an up/down counter allows the control of a two modulus prescaler without needing a separate counter for that purpose. To give time for the function sequencing a minimum limit of 3 is put on N1 and a programmed value of 0 for N2 will be treated as 256 and so is not normally used. Choices of values for N1 and N2 are described in the later sections "Two Modulus Prescaler Control" and "Programming Example for Both Synthesisers".

The phase detector operates with the same arrangement of overlapping up and down pulses as the Auxiliary phase detector to again avoid any dead band, the charge pump current is also set by the same resistor on pin RSMA but for the Main charge pumps the current is also controlled by the bus. In the bias circuit the current  $I_{\text{RSMA}}$  through the external resistor on pin RSMA is divided by 32 to give a reference current lbo ( lbo =  $I_{\text{RSMA}}$  x  $^{1}/_{32}$ ) and this current is then multiplied by the value CN from the control bus to give the normal charge pump current lprop(0). The pin RSMA again does not need any decoupling and to avoid all possibilities of oscillation the external capacitance should be less than 5 pF.

CN can be changed for different channels, to track the division ratio set by N1 and N2, to maintain the same PLL loop gain over the operating band but in most cellular systems the total band is narrow compared to the frequencies and a fixed CN is adequate. Other synthesiser control parameters do not need changing and could be loaded at power-on and then left unaltered.

#### Main Synthesiser - Normal Mode with Speed-up

During Speed-up the drive to the loop filter is increased to change channels faster. There will be a slight degradation of sideband performance during the change but this does not affect the final system performance. Speed-up lasts for the duration of the LATCHC pulse that loads an A or A2 word from the bus and as soon as the pulse ends the currents return to normal to give clean synthesis. The normal charge pump current is increased by a factor ( $2^{L+1}$ ) to give 2, 4, 8, or 16 times lprop(0), as defined in Normal Mode, and is then referred to as lprop(1), as in figure 26. A second charge pump is enabled to drive the capacitor Ci in the loop filter directly, and as this is always larger than capacitor Cp this extra output is set to lprop(1) x K. The factors L and K are used to control speed-up and are loaded at power-up and can be left at fixed values.

Speed-up is always enabled by LATCHC when an A or A2 word is loaded. When speed-up is not required the LATCHC pulse should be short and the parameters L and K set to their minimum to give an insignificant effect.

#### Main Synthesiser - Fractional-N Mode

Fractional-N mode is the same as Normal mode with the addition of the Fractional-N system, shown in figure 25.

In Fractional-N mode the modulus of the prescaler is changed in a cyclic manner to interpolate channels between the comparison frequency steps. Depending on the state of the FMOD bit loaded in Word D the pattern can be 5 (FMOD = 0) or 8 (FMOD = 1) cycles long, giving the choice of <sup>1</sup>/<sub>5</sub>'s or <sup>1</sup>/<sub>8</sub>'s of the comparison frequency and the fractional numerator is set by NF in Word A or A2. The accumulator repeatedly adds NF to its own value and generates an overflow whenever this value exceeds the count modulo number. This overflow output to the Modulus Control logic will force one cycle to change from MODMP HIGH to MODMP LOW to in turn set the prescaler to the higher ratio for one cycle




Figure 24 - Main Synthesiser - Normal Mode




Figure 25 - Fractional-N Add-On To Main Synthesiser

and so increment the total division.

To avoid loop modulation due to the accumulating phase shift at the fractional frequency, a compensation charge must also be driven onto the loop filter to track the accumulated phase error so a current lcomp(0) is output on PDP for a fixed short duration. lcomp(0) is given by lcomp(0) = ACC x lco, where ACC is the value of the phase accumulator and lco is a current set by a resistor on pin RSC such that lco =  $I_{\rm RSC}/320$ . In a typical system the required value of lco is between  $^{1}/_{10}$  and  $^{1}/_{3}$  of lbo and thus the resistor on RSMA has a value between one and three times the value of the resistor on RSC. As with RSMA, the pin RSC does not need any decoupling and to avoid all possibilities of oscillation the external capacitance should be less than 5 pF. For a full description of this mode see the later section "Detailed Operation of Fractional-N Mode".

In fractional-N mode a zero fraction numerator, in both  $^{1}/_{5}$ 's and  $^{1}/_{8}$ 's mode, will force the accumulator to zero and not simply leave it at an arbitrary fixed value. This feature makes testing easier by setting the accumulator to a known state, but is also useful in operation by stopping all compensation pulses

when none are needed. Similarly in  $^{1}/_{8}$ 's mode if  $^{1}/_{4}$  ( and  $^{3}/_{4}$  ) or  $^{1}/_{2}$  fractions are set then the LSB or two LSB's in the accumulator will be forced to zero to relax the tolerance on the compensation.

#### Main Synthesiser - Fractional-N Mode with Speed-up

In Fractional-N mode with Speed-up the normal compensation current is increased by the same factor (2<sup>L+1</sup>) as the main charge pump current to give lcomp(1), and at the same time the integrating capacitor is also driven with a compensating charge by a current lcomp(2) set to lcomp(1) x K. This extra compensation is included so that the loop will step to exactly the desired frequency during the Speed-up phase and then be on channel when normal Fractional-N begins.

#### **Main Synthesiser Charge Pumps**

The charge pumps for all modes are shown together in figure 26. The charge pumps on pin PDP are used normally to hold a channel and are also used in speed-up modes at a




Figure 26 - Main Synthesiser Charge Pumps

larger current. The charge pumps on PDI are only used in speed-up and then drive the integrating capacitor Ci directly. The control signals  $\mathcal{O}_{\text{UP}}$  and  $\mathcal{O}_{\text{DOWN}}$  are the error signals fron the phase detector and have a duration proportional to the phase error, the signal Fc is the Fractional-N compensation gating pulse and has a fixed duration set by the crystal oscillator.

#### **Nominal Charge Pump Currents**

Shown in table 5, charge pump currents are set by the resistors RSMA and RSC and by scaling coefficients loaded from the serial bus. CN is an 8 bit number, L is 2 bit and K is 4 bit. Fractional-N compensation also depends on the instantaneous value ACC in the fractional accumulator, a 3 bit number.

Pin	Charge pump	Normal	Speed-up	Maximum setting*
PDP	Main	$Iprop(0) = CN \times I_{RSMA}/32$	$Iprop(1) = 2^{L+1} \times Iprop(0)$	1·0 mA
PDI	Main	Off	lint = K x lprop(1)	5 mA
PDP	Fractional-N	$Icomp(0) = ACC \times I_{RSC}/320$	$lcomp(1) = 2^{L+1} x lcomp(0)$	12 μΑ
PDI	Fractional-N	Off	Icomp(2) = K x Icomp(1)	180 μΑ
PDA	Auxiliary	lauxil = 8 x I <sub>RSMA</sub>	no auxiliary speed-up	512 μΑ

<sup>\*</sup> Larger values of current can be set by the programming numbers and the resistor values, but the circuit is not then guaranteed to give the calculated current.

Table 5

#### **Two Modulus Prescaler Control**

The Main ACE9030 synthesiser is designed to operate with the two-modulus prescaler section of the ACE9020. This allows channels to be spaced at the comparison frequency while keeping the clock rates within the range possible in CMOS. ACE9030 can also be used with standard two-modulus prescalers such as SP8715.

The prescaler will have two division ratios, R1 and R2, selected by a Modulus Control signal and designed to switch quickly from one ratio to the other so that a sequence of R1 and R2 can be used to give the required total division. It is usual to have R2 = R1 + 1 and to select R1 by setting Modulus Control to the HIGH state and R2 by a LOW state.

To reduce interference the Modulus Control output from ACE9030 is a pair of differential signals MODMP and MODMN each with a limited voltage swing but still able to drive selected

standard prescalers from GEC-Plessey Semiconductors if MODMP is used alone. Even if a prescaler with non-differential control input is used there could still be some benefit in running a MODMN track on the circuit board beside the MODMP track to partly cancel capacitive coupling to sensitive nodes. Simplified waveforms are shown in figure 27.

Unlike many conventional synthesisers that use two separate counters, to give both the total count, M, and the portion for which the prescaler is at its higher ratio, A, there is only one counter in the ACE9030 for both these functions. This counter is loaded with the value N1, counts down to zero, changes direction, counts up to N2, is again loaded with the value N1 and changes direction to down, and so the cycle is repeated indefinitely.




Figure 27 - Modulus Control Timing Diagram

An output to drive the phase comparator is generated from the N1 load signal at the start of each cycle, giving a pulse every (N1 + N2) counts and to help minimise phase noise in the complete synthesiser this pulse is re-timed to be closely synchronised to the FIM/FIMB input. During the N1 down count the modulus control MODMP is held HIGH to select prescaler ratio R1 and during the N2 up count it is LOW to select R2, so the total count from the VCO to comparison frequency is given by:

It can be seen from this equation that to increase the total division by one (to give the next higher channel in many systems) the value of N2 must be increased by one but also that N1 must be decreased by one to keep the term (N1 + N2) constant. It is normal to keep the value of N2 in the range 1 to R1 by subtracting R1 whenever the channel incrementing allows this (i.e. if N2 > R1) and to then add one to N1. These calculations are different from those for many other synthesisers but are not difficult.

The 12-bit up/down counter has a maximum value for N1 of 4095 and to give time for the function sequencing a minimum limit of 3 is put on N1. There is no need for such large values for N2 so its range is limited by the programming logic

to 8 bit numbers, 0 to 255 and to simplify the logic a set value of 0 will give a count of 256. If a value of 0 for N2 is wanted then N2 should be set instead to R1 and the value of N1 reduced by (R1 + 1), also equal to R2.

To ensure consistent operation some care is needed in the choice of prescaler so that the modulus control loop has adequate time for all of its propagation delays. In the synthesiser there is propogation delay  $T_{\text{DELAY}}$  from the FIM/FIMB input to the MODMP/MODMN output and in the prescaler there will be a minimum time  $T_{\text{SET-UP}}$  from the change in MODMP/MODMN to the next output edge on FIM/FIMB, as shown in figure 27. For predictable operation the sum  $T_{\text{DELAY}} + T_{\text{SET-UP}}$  must be less than the period of FIM/FIMB or otherwise, if the rising and falling edges of MODMP/N are delayed differently, the prescaler might give the wrong balance of R1 and R2. This will often set a lower limit on the frequency of FIM than that set by the ability of the counter to clock at the FIM rate. For 900 MHz cellular telephones the use of a  $\div$  64/65 prescaler normally ensures safe timing.

Fractional-N mode operates by forcing the MODMP/MODMN outputs to the R2 state for the last count of the N1 period whenever the Fractional-N accumulator overflows, effectively adding one to N2 and subtracting one from N1, and so increases the total division ratio by one for each overflow. The effect of this is to increase the average division ratio by the required fraction.

#### PROGRAMMING EXAMPLE FOR BOTH SYNTHESISERS

To illustrate the choice of programming numbers consider the ETACS system as now used in the UK.

This began as TACS with 600 channels (numbered 1 to 600) from 890 to 905 MHz (mobile transmit) with the provision to expand by 400 channels (601 to 1000) from 905 to 915 MHz. This additional spectrum was given over to GSM use before TACS needed expanding, so TACS was later extended by 720 extra channels from 872 to 890 MHz, to form ETACS and leaving a somewhat odd channel numbering system. The channel numbers are stored as 11-bit binary numbers and are listed here as both negative numbers to follow on downwards from channel 1 and also as large positive numbers as these are the preferred names. These two numbering schemes are really the same, as the MSB of a binary number can be interpreted as either a sign bit (2's complement giving the negative values) or as the bit with the highest weight (1024 for an 11 bit number, giving the large positive values).

Each channel is 25 kHz wide but as the channel edges are put onto the whole 25 kHz steps the centre frequencies all have an odd 12·5 kHz. This is not ideal for the synthesiser but does give the maximum number of channels in the allocated band.

The mobile receive channels are a fixed 45 MHz above the corresponding transmit frequency, as is the case with most cellular systems. In the ACE9030 the intention is to use the main synthesiser to generate the receiver local oscillator at the first I.F. above the mobile receive carrier, and to then mix the auxiliary synthesiser frequency with this to produce the transmit frequency. A typical I.F. is 45 MHz, leading to an auxiliary frequency of 90 MHz and a crystal of 14·85 MHz with a tripler for the second local oscillator, and a final I.F. of 450 kHz.

The channel numbers and corresponding frequencies are shown in table 6.

CHANNEL NUMBER	MOBILE TRANSMIT FREQUENCY (MHz)	MOBILE RECEIVE FREQUENCY (MHz)	MAIN VCO (MHz)
1329 or –719	872.0125	917·0125	962·0125
2047 or -1	889.9625	934-9625	979-9625
0	889.9875	934-9875	979-9875
1	890.0125	935·0125	980·0125
2	890.0375	935.0375	980.0375
3	890.0625	935·0625	980.0625
600	904.9875	949·9875	994·9875

Table 6

The reference divider needs to produce the main comparison frequency of 12·5 kHz from the crystal at 14·85 MHz, a ratio of 1188, which can be formed by a NR of 1188 followed by a SM select giving ÷1, or 594 followed by ÷2, or by 297 and ÷4. The auxiliary divider must divide 90 MHz down to the auxiliary comparison frequency, which is related to the main comparison frequency but can usefully be larger. Using 12·5 kHz needs a ratio of 7200 which is too large a value for NA, 25 kHz needs 3600 and could be used, but 50 kHz and a ratio of 1800 helps to minimise loop filter size. With this choice the values to be set are:

NR = 297, to give 50 kHz into SA, SM selector. SA = 00, to give ÷1, and leave 50 kHz for auxiliary comparison frequency.

SM = 01, to give ÷4, and hence 12·5 kHz for main compari son frequency.

NA = 1800, to give 90 MHz.

In this example Fractional-N operation is not chosen, but if it is required then SM should be set to 00 to give 50 kHz comparison frequency in both synthesisers and then fractions of  $^{1}/_{4}$  or  $^{3}/_{4}$  used by setting NF = 2 or 6, with FMOD set to 1 to give  $^{1}/_{8}$ 's. The values of N1 and N2 can then be found by following a procedure similar to the following.

For the main synthesiser, starting at channel 1, to divide  $980\cdot0125$  MHz down to  $12\cdot5$  kHz is a total ratio of 78401 and this will be split between the prescaler and the ACE9030 programmable divider. A  $\div64/65$  prescaler is most common, and will be in  $\div64$  mode as its normal state, so the 78401 can be split into a  $\div64$  followed by  $\div1225$  with a remainder of 1. The remainder is achieved by setting the prescaler to  $\div65$  for 1 cycle, so using R1 = 64, and R2 = 65 the programmable values can be:

$$N2 = 1$$
, and  $(N1 + N2) = 1225$ , thus  $N1 = 1224$ 

These values are suitable for use but are not the only possible set - if desired N2 can be increased to 65 if N1 is reduced to 1160. The actual choice in practice is set by whichever gives the more convenient mathematics in the system controller, the only limits are the basic equation:  $N_{TOT} = (N1 + N2) \times R1 + N2$ , which must be met for all channels and the fact that a set value of 0 for N2 will actually give a count of 256 so for easy calculations N2  $\frac{1}{2}$ 0 (in practice for a TACS system not using Fractional-N all N2 values are odd numbers so 0 is never needed).

Other channels can easily be added, without forgetting that each channel is two comparison steps (2 x 12·5 kHz) above the next lower, so for channels 1 to 32,

$$N2 = 2 \times Channel Number - 1$$
, and  $N1 = 1225 - N2$ 

and for channels 33 to 64,

$$N2 = 2 \infty$$
 ( Channel Number  $-32$  )  $-1$ , and  $N1 = 1226 - N2$ 

Rather than having several sets of separate equations for each group of channels it is possible to combine them all into one set by adding two variables to split the channel number into a modulo-32 and a remainder number. Let C32 =  $\operatorname{int}((\operatorname{Channel Number} - 1) \div 32)$ , where " $\operatorname{int}(x)$ " means the integer part of (x), and let CN2 = Channel Number – (32 x C32), then:

$$N2 = (2 \times CN2) - 1$$
, and  $N1 = 1225 - N2 + C32$ 

These are clearly valid for channels 1 to 600 (the original TACS channels) but to cover the extra channels for ETACS

the negative numbers need more processing to avoid negative N2 values. The simplest answer is to add an offset to the channel number and then subtract an equivalent value from the N1 equation. As the channels are in blocks of 32 for the calculations it is helpful to choose a multiple of 32 for the offset, and the most negative channel is –719 so the lowest suitable offset value is 736 (that is 23 x 32). This gives the following steps for all TACS/ETACS channels:

CNOFF = Channel Number + 736 CB32 = int((CNOFF - 1) ÷ 32) CN2 = CNOFF - (32 x CB32) N2 = (2 x CN2) - 1 N1 = 1202 - N2 + CB32

These operations are given in easy to understand stages but in a real system it could be more efficient to combine or rearrange some steps. If a high level language is used then integer and remainder functions might be available and could save a little programming time, whereas if low level or assembler language is used an integer function will need to be built, in this case by a 5 bit right shift to both divide by 32 and to lose the fraction.

It might be noticed that avoiding N2 = 0 was very easy as all values of N2 in this system are odd numbers, due to the 12.5 kHz offset from band edges. Other systems do not have this offset so a little care is needed in choosing constants in the corresponding equations.

#### **DETAILED OPERATION OF FRACTIONAL-N MODE**

Without using the Fractional-N mode the loop will lock the VCO frequency,  $f_{\text{VCO}}$  to the comparison frequency,  $f_{\text{COMP}}$  at a multiple set by the total division ratio  $N_{\text{TOT}}$ , where:

 $N_{TOT} = (N1 + N2) \times R1 + N2$ 

giving:

 $f_{VCO} = f_{COMP} \times N_{TOT}$ 

From these equations it can be seen that if  $N_{\text{TOT}}$  is an integer the minimum frequency step is  $f_{\text{COMP}}$ . It is not possible to make a non-integer divider but by alternating the ratio between  $N_{\text{TOT}}$  and  $N_{\text{TOT}}+1$  in a suitable pattern the effect of a fractional increase in  $N_{\text{TOT}}$  can be achieved. This is called Fractional-N operation.

The control of the pattern of  $N_{TOT}$  and  $N_{TOT}+1$  cycles is by an accumulator set to count with a modulus equal to the fractional denominator and which adds the numerator of the fraction every comparison cycle. When the accumulator overflows by its value exceeding the value of the denominator the total division ratio is increased for one cycle. In ACE9030 the choice of denominator is 5 or 8 and is set by the FMOD bit in Word D, the numerator is set by the three NF bits in Word A or A2 and the increase in total division from  $N_{TOT}$  to  $N_{TOT}+1$  is done by changing the modulus control signal to the prescaler so that an R1 cycle becomes an R1 + 1 cycle.

As an example of the operation of the accumulator consider FMOD set HIGH to give modulo-8 counting and NF set to 011 to give a  $^{3}/_{8}$  fraction and the accumulator starting at any arbitrary value as shown in table 7.

From this table it can be seen that the pattern repeats every 8 cycles and that the ratio is incremented for 3 of each 8, giving the desired  $N_{\text{TOT}} + \,^{3}/_{8}$ . It can be shown that the pattern always repeats every 8 cycles, or whatever modulus is chosen for all fractions and that the number of  $N_{\text{TOT}} + 1$  cycles is always the fractional numerator.

By spreading the  $(N_{TOT} + 1)$  counts throughout the pattern rather than having them as a continuous block the loop is less

Increment	Accumulator		Division
( = NF )	value		Ratio
	previous values	3	
3	5		N <sub>TOT</sub>
3	0	& overflows	N <sub>TOT</sub> + 1
3	3		N <sub>TOT</sub>
3	6		N <sub>TOT</sub>
3	1	& overflows	$N_{TOT} + 1$
3	4		N <sub>TOT</sub>
3	7		N <sub>TOT</sub>
3	2	& overflows	$N_{TOT} + 1$
3	5		N <sub>TOT</sub>
3	0	& overflows	$N_{TOT} + 1$
	and so on		

Table 7

disturbed by the variations in division ratio but there is still some frequency modulation given by the Fractional-N operation. The simplest way to remove this ripple on the synthesiser is to use a lower bandwidth loop filter but this also removes all of the advantage of fast channel change when using Fractional-N, so the method used in ACE9030 is to calculate the waveform of the ripple and then inject a compensation signal onto the loop filter.

#### **Fractional-N Compensation**

If the Fractional-N system is operating correctly the synthesiser sets the VCO frequency so that:

$$fvco = fcomp x (Ntot + F) .... (1)$$

where F is the fraction given by:

$$F = \frac{NF}{MOD}$$
 NF is the fraction set in Word A or A2 MOD is the modulus, 5 or 8

The total division alternates between  $N_{\text{TOT}}$  and  $N_{\text{TOT}} + 1$  so the frequency seen at the phase comparator will also alternate. This divided signal  $f_{\text{FRACN}}$  is compared with the uniform comparison frequency  $f_{\text{COMP}}$  and will give a phase error due to the different periods. There will also be some phase error due to leakage on the loop filter, leading to some correction pulses on the charge pumps to maintain lock, but these will be very small in a well designed synthesiser once the loop is locked, so can be ignored here. For each  $\div$  ( $N_{\text{TOT}}$ ) cycle:

$$\mathsf{fFRANC} = \mathsf{fCOMP}\,x \; \frac{\mathsf{NTOT} + \mathsf{F}}{\mathsf{NTOT}} = \mathsf{fCOMP}\,x \left(1 + \frac{\mathsf{NTOT} + \mathsf{F}}{\mathsf{NTOT}}\right)$$

and so the phase error increases each cycle by:

This phase error gives an unwanted correction pulse on the  $\mathcal{O}_{\text{DOWN}}$  output as the VCO frequency is too high for the division ratio in use. The phase error increases as  $\div$  N<sub>TOT</sub> cycles follow each other until eventually the accumulator overflows and causes a  $\div$  (N<sub>TOT</sub> + 1) cycle. For each  $\div$  (N<sub>TOT</sub> + 1) cycle:

$$franc = fcomp x \frac{Ntot + F}{Ntot + 1}$$

and in this case the phase error increases in the opposite direction each cycle by:

$$\frac{(F-1)}{(N_{TOT}+1)}$$
 x (fcomp Period) .... (3)

This phase error gives an unwanted correction pulse on the  $\emptyset_{\rm UP}$  output, as the VCO frequency is too low for the division ratio in use.

Any phase can be considered to be the locked condition so to simplify later calculations the phase given by a ÷ (NTOT + 1) cycle which leaves 000 in the accumulator will be chosen as the locked state and compensation will be added to achieve this. Only unwanted  $\mathcal{Q}_{\text{DOWN}}$  outputs then need to be removed by cancellation and also that the total phase error in any cycle, based on formula (2), is given by replacing F, the fraction required, by the current sum of fractions, which is the value of the accumulator ACC divided by the modulus in use. This replacement is clearly valid if the state of the accumulator is considered when starting from a zero value and then adding the fractional count each cycle until an overflow is reached; when starting from a non-zero value there is some residual phase error from the overflow state so the accumulator still gives the correct phase error. Thus the phase error needing correction on the loop filter is:

Phase error = 
$$\frac{ACC}{N_{TOT} \times MOD} \times (f_{COMP} Period) \dots (4)$$

This error could be cancelled by a phase shift on the comparison clock from the reference divider but this is very difficult in practice so the method used in ACE9030 is to add an extra charge pump to the loop filter to directly cancel the pulse given by the normal charge pump due to this phase error. The current given by the proportional charge pump is lprop(0) in normal mode or lprop(1) in speed-up mode so taking normal mode first the charge that must be cancelled is:

$$\frac{\mathsf{ACC}}{\mathsf{N}_\mathsf{TOT}\ \mathsf{x}\ \mathsf{MOD}}\ \mathsf{x}\ (\mathsf{fcomp}\ \mathsf{Period})\ \mathsf{x}\ \mathsf{lprop}\ (\mathsf{0})\ ....\ (\mathsf{5})$$

This formula could be used as it stands but the circuit can be simplified if it is recalled that Iprop(0) depends on the CN value so that loop dynamics are kept constant over a wide range of frequencies by changing CN in proportion to the total division ratio  $N_{\text{TOT}}$ . In those systems where CN is held constant the synthesiser is in effect considered to be operating over a narrow frequency band so  $N_{\text{TOT}}$  can also be considered constant and the following calculations still apply. The value of Iprop(0) is set by a DAC in ACE9030 from the reference current Ibo so that:

Iprop 
$$(0) = CN \times Ibo .... (6)$$

and the value of CN tracks  $N_{\mbox{\tiny TOT}}$  with a scaling factor SF such that:

putting both of these equations into formula (5) gives the charge to be cancelled as:

Charge = 
$$\frac{ACC \times SF}{MOD} \times (fcomP Period) \times Ibo .... (7)$$

The value of SF can be found from any channel but to get a quick estimate the highest frequency can be considered as there is a fixed upper limit on CN of 256 so:

$$SF = \frac{CN(max)}{N_{TOT}(max)}$$

Putting suggested typical values into equation (7);  $N_{TOT}(max) = 10000$ , CN(max) = 250, and MOD = 8, and then assuming the current flows for the whole comparison period the current to be multiplied by ACC is lbo / 320. The typical lbo is only 1  $\mu$ A so this is a very small current of around 3 nA and would be too small to control accurately and certainly too small for production testing.

The error signal to be cancelled is a narrow pulse at the comparison frequency so the best cancellation of the whole spectrum of the error is also a narrow pulse. It is not practical to generate a variable width pulse to match the error pulse but a fixed width variable amplitude pulse is possible and it can be timed to approximately coincide with the error pulse to give good cancellation.

The compensation current amplitude is also increased by gating it with a small time window and in ACE9030 the gate is set to two cycles of the reference clock which straddle the active edge of the comparison frequency signal to the phase comparator. The total reference division from reference clock to comparison frequency is the programmable divider set by NR in Word D multiplied by 1, 2, 4, or 8 as selected by the SM bits also in Word D and this total may be called  $R_{\text{MAIN}}$ , so for the compensation current the scaling is  $R_{\text{MAIN}}/2$ .

The charge needed is still as in equation (7) but the current can be defined as:

$$lcomp(0) = ACC \times lco \dots (8)$$

where, in ACE9030, the compensation reference current lco is set by an external resistor RSC such that:

$$Ico = \frac{IRSC}{320}$$

but this Ico must be chosen to cancel the error charge in equation (7), and the scaling effect of 2 reference cycles in  $R_{\text{MAIN}}$  has been derived above, giving:

$$Ico = \frac{SF}{MOD} \times \frac{RMAIN}{2} \times Ibo$$

then removing SF to help evaluate the values needed:

Ico = 
$$\frac{\text{CN (max)}}{\text{MOD x NTOT(max)}}$$
 x  $\frac{\text{R}_{\text{MAIN}}}{2}$  x Ibo ....(9)

this can then be further processed by replacing  $R_{\mbox{\tiny MAIN}}$  and  $N_{\mbox{\tiny TOT}}(\mbox{max})$  by the frequency ratios:

$$R_{MAIN} = \frac{f_{CRYSTAL}}{f_{COMP}}$$
 and  $N_{TOT} (max) = \frac{f_{VCO} (max)}{f_{COMP}}$ 

then when substituting these into equation (9) the  $f_{\text{COMP}}$  terms cancel leaving:

Ico = 
$$\frac{\text{CN (max)}}{\text{MOD x fvoc (max)}} \times \frac{\text{fcrystal}}{2} \times \text{Ibo ....(10)}$$

For a typical AMPS cellphone the  $f_{VCO}(max)$  for 45 MHz I.F. is 938·97 MHz,  $f_{CRYSTAL}$  is 14·85 MHz, MOD is 8 and CN(max) can be assumed to be chosen around 200, giving Ico = 0·198 x Ibo.

#### Fractional-N Mode with Speed-Up

When Speed-up is active the main proportional charge pumps are run at an increased current and the integral charge pumps are switched on to move the loop filter voltage faster. The phase errors due to Fractional-N mode will be the same as normal once the loop is locked so the compensation pulses must be increased to match the proportional and integral charge pump currents in order to allow a smooth change over to normal mode at the end of Speed-up time. The same  $2^{L+1}$  and K coefficients as used for the proportional and integral charge pump currents are used on the compensation currents so from equation (8):

Normal Mode:

Proportional Compensation Current:

| comp(0) = ACC x lco

Integral Compensation Current: none = off

Speed-up Mode:

Proportional Compensation Current:

 $Icomp(1) = 2^{L+1} \times ACC \times Ico$ 

Integral Compensation Current:  $Icomp(2) = K \times 2^{L+1} \times ACC \times Ico$ 

#### **Required Accuracy of Compensation**

With the compensation scheme used in ACE9030 it is not possible to get perfect cancellation of the loop disturbance by the Fractional-N system due to the mis-match of the pulse shapes leaving some high frequency terms, but if the areas are matched there will be complete removal of the low frequency components and the loop filter can be assumed able to remove higher frequencies.

Typical timing waveforms for the phase error and its compensation are shown in figure 28 for a loop operating in  $^{1}/_{8}$ 's mode (hence MOD = 8), with a VCO at 1 GHz, and a comparison frequency of 100 kHz (hence  $N_{\text{TOT}} = 10,000$  and  $f_{\text{COMP}}$  period = 10  $\mu s$ ) so that each phase error can be found from equation (4) as:

(ACC x 10  $\mu$ s) / (10,000 x 8) = ACC x 0·125 ns. If the reference is a 12·8 MHz crystal, it gives a correction se duration, two reference cycles, of

2/(12.8 MHz) = 156 ns.

pulse

If the charge pump current of 250  $\mu A$  is set by a CN value of 250 the reference current lbo from equation (6) is 1  $\mu A$  and the compensation step current lco can be found from equation (10) as  $0.2 \times lbo = 0.2 \mu A$ .

Areas of the error and the compensation pulses, equations (4) and (8) must match to get good low frequency cancellation. Although shown as a very narrow pulse on  $\mathcal{Q}_{\text{DOWN}}$  the phase error will often appear as a change in size of the pulses on either  $\mathcal{Q}_{\text{DOWN}}$  or  $\mathcal{Q}_{\text{UP}}$  which occur to maintain lock. The following calculations would then apply to the changes and give the same final result.

If there was no compensation the  $\mathcal{O}_{\text{DOWN}}$  pulses would give sidebands at a level set by the loop filter capacitor values and the VCO gain.

In a typical system the filter proportional capacitor can be 6·8 nF and the VCO could cover 30 MHz in 3 V, giving 10 MHz/V. Assuming for the moment that all error pulses are the same at the level of a mid-range ACC value, say 4, and do




Figure 28 - Fractional-N Phase Error And Compensation Pulse

not ramp in size and that the loop somehow stays on the correct frequency:

Average phase error: = mid-range ACC x 0·125 ns

 $= 4 \times 0.125 \text{ ns} = 0.5 \text{ ns}$  Charge into filter:  $Q_{\text{ERR}} = 0.5 \text{ ns} \times 250 \ \mu\text{A}$ 

= 125 fC per pulse

Voltage step:  $V_{ERR} = Q_{ERR} \div C_{PROP}$ = 125 fC  $\div$  6·8 nF = 18·4  $\mu$ V

Frequency step:  $F_{ERR} = V_{ERR} \times VCO$  gain

 $= 18.4 \text{ uV} \times 10 \text{ MHz/V} = 184 \text{ Hz}$ 

This gives a signal with a modulation frequency of 100 kHz with a step deviation of 184 Hz and if the loop is to stay on frequency the waveform must ramp back between steps, giving a sawtooth with an amplitude of  $\pm$  92 Hz. Fourier analysis gives the level of the fundamental as  $(2/\pi)$  x peak level, to give 58·6 Hz deviation and hence a modulation index  $\beta$  (peak deviation  $\div$  modulation frequency) of only 0·000586, putting it well into the narrow band f.m. category. At such small deviations the sideband amplitude is  $\beta/2$  of the carrier, giving 0·000293 times or - 71 dBc. There will also be higher harmonics present but these will all be at lower levels.

This calculation assumed all phase error pulses are the same, but in reality the size varies in a pattern determined by the fractional numerator (0 to 7) with a period equal to the demoninator (8) times the comparison period. The fractions that give the highest level of output at  $^{1}/_{8}$  x f  $_{\text{COMP}}$  are  $^{1}/_{8}$  and  $^{7}/_{8}$  and with these the phase error changes in seven steps of a staircase waveform until the eighth cycle, when the phase resets and the pattern starts again. The loop will settle to the correct average frequency by adding a d.c. offset for the mean level of the staircase, leading to an error waveform which is approximately a sawtooth wave with a step size of 7 in units of ACC value. The peak deviation is then  $^{7}/_{4}$  times the previous

calculation of  $\pm$  92 Hz and the level of the fundamental is again  $(2/\pi)$  x peak level, giving 102 Hz deviation at a frequency now of  $^{1}/_{8}$  x  $f_{COMP}$  (12·5 kHz).  $\beta$  then becomes 102/12500 = 0·00816, giving sidebands at up to 0·00408 times or - 47 dBc.

Compensation pulses are used to cancel the effect of the unwanted phase corrections, and if these match to within 10 % they should give a reduction of 20 dB in the fundemental sideband levels, down to a worst figure of – 67 dBc. The low harmonics will also be adequately cancelled but higher harmonics will be left to the loop filter to remove, and as the bandwidth is set by the comparison frequency at only 8 times the Fractional-N fundamental these harmonics will always be well attenuated.

A typical system specification (AMPS) is -60 dBc so the harmonic spectrum of the modulation needs to be considered to find the manufacturing margins but if the Fractional-N system is only used to help achieve correct lock times and spurious levels (rather than solve all loop problems on its own) then this example suggests that the compensation is not critical and can give a performance advantage at little cost.

More critical compensation is needed if  $N_{TOT}$  is less or if the comparison period is longer, but these cancel if the VCO stays at the same frequency, equation (4). Changing only the comparison frequency in the above example would then give the same 184 Hz deviation. In practice the loop filter capacitor value is likely to also change to match the new comparison frequency giving a peak deviation proportional to the comparison frequency. The modulation index is inversely proportional to the comparison frequency so the final sideband level is not, in practice, much affected by the comparison frequency choice, but the separation from the carrier is affected. This all suggests the above example is not just a spot typical result but will apply over a broad range of systems and allow Fractional-N to be used whenever desired.

#### **APPLICATIONS HINTS**

## V<sub>DD</sub> & V<sub>SS</sub> Supply Pins

All  $V_{\text{DD}}$  pins must be well decoupled to ground. All  $V_{\text{SS}}$  pins must be connected through very low impedance lines to the ground point.

#### **Serial Bus**

Edge speeds on the serial bus should not be too fast in order to avoid ringing which then can cause significant modulation of the synthesisers, including CLK8.

#### **Loop Filters**

Both synthesisers use passive loop filters and typical circuits can be either of these two configurations; the need for the extra roll-off in the right hand circuit is only for the more critical applications.

The loop filter needed is partly set by the application specification and partly by the architectural design of the cellphone. The main synthesiser will need to hop channels at a rate set by the hand-off times of the network and so is well defined. The auxiliary synthesiser is always on the same




Figure 29 - Typical Synthesiser Loop Filters

frequency and so could be a very slow loop to lock but in many systems it will be powered down for as much time as possible to economise on battery use and will then need to power-up and lock quickly, leading to a more complex filter.

The values of the components in these filters may be calculated with the help of appendix AB43 in the Personal Communications Handbook or for a more complete analysis the application note AN94, available from Zarlink Semiconductor Marketing Department, may be used. This note was written specifically for the NJ88C33 synthesiser but the mathematics apply equally well to the ACE9030.

#### **AFC Circuit**




Figure 30 - Simplified Receiver Architecture

In order to fine trim the crystal oscillator frequency to the correct value the ACE9030 includes a sampling circuit to convert the final intermediate frequency signal (input on AFCIN) to a logic signal and then to mix it down to a low frequency output (on AFCOUT) for counting in the microcontroller. The operation of this system can be explained with the use of a simplified block diagram of the receiver architecture as in figure 30.

Most receivers run the first mixer with a high-side local oscillator controlled by the Main synthesiser, so a positive crystal frequency error will give an increased First I.F. This is then mixed down further by a low-side second oscillator, LO2 in the ACE9030, derived by multiplying the same crystal as used for the Main synthesiser. A positive crystal frequency error would now give a reduced second I.F. if the error in the first I.F. is ignored, but the overall effect is an increase by an amount slightly smaller than the increase in the first I.F.

The second I.F. signal AFCIN at around 450 kHz drives the F.M. Discriminator to recover the modulation and also feeds a third mixer where high-side injection is used to give a very low output frequency, around 54 kHz, and is output on AFCOUT for counting. This third mixer is driven by a clock derived from the crystal but at a much reduced frequency so

the effect of the high-side mixing dominates to give an output which drops in frequency when the crystal has a positive frequency error. As a result of the chain of mixing stages the error in the first local oscillator due to the crystal frequency will give a similar frequency shift at the output of the third mixer which is then a large percentage change in the frequency of AFCOUT so it is possible to measure AFCOUT against the crystal to determine the trim needed.

To illustrate the sensitivity of the AFC loop a numerical example can be used, and in the calculations that follow the selection of parameters for the synthesisers are also included to show how some choices are made.

Assume the required receiver frequency is AMPS channel 1, that is  $870\cdot030$  MHz and that the cellular terminal is built with a 45 MHz first I.F., a 450 kHz second I.F., and a  $14\cdot85$  MHz crystal.

To receive 870·030 MHz with a 45 MHz first I.F. needs the first local oscillator, the Main synthesiser, to run at a frequency of 870·030 + 45·000 = 915·030 MHz when using high-side injection. For AMPS the most convenient comparison frequency is the channel spacing of 30 kHz so the total division from VCO to phase comparator ( $N_{\text{TOT}}$  as used elsewhere) will be 30501 for this channel and the reference

division will be 495 for a 14·85 MHz crystal; the term  $f_{\text{CRYSTAL}}$  is used to refer to the exact crystal frequency in the following calculations.

Thus Main synthesiser (nominally 915 $\cdot$ 030 MHz) generates:

$$f_{CRYSTAL} \times 30501 \div 495 = f_{CRYSTAL} \times 61.61818182$$

This result is independent of the chosen comparison frequency which is given above as an illustration only.

With this drive to the first mixer the actual first I.F. (nominally 45 MHz) is:

$$f_{CRYSTAL} x 61.61818182 - 870.030 MHz$$

The second mixer is required to downconvert 45 MHz to 450 kHz so needs an LO2 at 44·550 MHz which is 3  $\propto$   $f_{\text{CRYSTAL}}$  and this integer multiplication is the reason for choosing a 14·85 MHz crystal. This mixer operates with low-side injection so the actual second I.F. on the AFCIN pin (nominally 450 kHz) is:

$$\begin{split} f_{\text{CRYSTAL}} & \times 61.61818182 - 870.030 \text{ MHz} - 3 & \approx f_{\text{CRYSTAL}} \\ & = f_{\text{CRYSTAL}} \times 58.61818182 - 870.030 \text{ MHz} \end{split}$$

This signal feeds the F.M. discriminator to extract the modulation and is also used to derive the AFC information.

The AFC mixer uses a 504 kHz clock derived from the crystal ( $f_{CRYSTAL} \approx 504 \div 14850 = f_{CRYSTAL} \approx 0.03393939$ ) to high-side downconvert AFCIN to a low frequency on AFCOUT,

giving:

$$(f_{CRYSTAL} \times 0.03393939) - (f_{CRYSTAL} \times 58.61818182 - 870.030 \text{ MHz}).$$

This is 870·030 MHz –  $f_{\text{CRYSTAL}}$  x 58·58424243 and is the difference between two large but similar numbers, one fixed and the other a multiple of  $f_{\text{CRYSTAL}}$  and will have an overall value strongly dependent on  $f_{\text{CRYSTAL}}$  .

To evaluate the sensitivity of the system consider a + 1 ppm change in crystal frequency, giving AFCOUT at 53·130 kHz instead of its nominal at 54 kHz, a shift of 870 Hz or 1·61 %. This frequency can be counted in the microcontroller using a timebase derived from f<sub>CRYSTAL</sub> or any other crystal reference as the error in the timebase due to the crystal is swamped by the changes in AFCOUT.

The counting of AFCOUT should be over a period long enough to resolve changes of around 1 % which means at least 2 ms but is normally a little longer to filter off some noise and modulation on the signal; around 10 ms is a good starting value for system development.

Once the crystal error has been estimated the DAC's controlling the crystal frequency can be adjusted to bring the whole cellular terminal into frequency alignment with the basestation which is normally assumed to be very accurately held at the correct frequency; effects like Doppler shift will be significantly less than 1 ppm for all intended users. Some damping in the control loop for the crystal will be needed to avoid overshoot and hunting, possibly implemented as always under-correcting the crystal or by limiting the slew rate of the corrections.





Figure 31 - Complete cellular terminal, showing details of ACE9030 typical application.



		Control D	imensions		Altern. D	imensions	
	Symbol	in milli	metres		in in	ches	
	,	MIN	MAX		MIN	MAX	
	Α		1.60			0.063	
	Α1	0.05	0.15		0.002	0.006	
	Α2	1.35	1.45		0.053	0.057	
	D	12.00	) BSC		0.472	2 BSC	
	D1	10.00	) BSC		0.394	4 BSC	
	E	12.00	) BSC		0.472	2 BSC	
	E1	10.00	) BSC		0.394	4 BSC	
	L	0.45	0.75		0.018	0.030	
	е	0.50	BSC		0.020	) BSC	
	b	0.17	0.27		0.007	0.011	
	С	0.09	0.20		0.004	0.008	
			Pin	feat	ures		
	Ν			64			
	ND	16					
	NE	16					
Ì	NOTE		SC	)UAI	RE		


Conforms to JEDEC MS-026 BCD Iss. C

#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
   Dimension D1 and E1 do not include mould protusion.
   Dimension b does not include dambar protusion.
   Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/018 (Swindon)

© Zarlink S	Semiconductor	r 2002 All right	s reserved.				Package Code Q C
ISSUE	1	2	3	4		Previous package codes	Package Outline for 64 lead
ACN	201374	203472	207108	212448	ZARLINK SEMICONDUCTOR	GP / B	LQFP (10 x 10 x 1.4mm) 2.0mm Footprint
DATE	290ct96	10Nov97	7Jul99	26Mar02		,	'
APPRD.							GPD00254



	Cartast D			ALL D	
	Control Di				imensions
Symbol	in milli	metres		in in	ches
,	MIN	MAX		MIN	MAX
Α		1.60			0.063
Α1	0.05	0.15		0.002	0.006
A2	1.35	1.45		0.053	0.057
D	9.00	BSC		0.354	4 BSC
D1	7.00	BSC		0.276	5 BSC
E	9.00	BSC		0.354	4 BSC
E1	7.00	BSC		0.276	S BSC
L	0.45	0.75		0.018	0.030
е	0.40	BSC		0.016	BSC
р	0.13	0.23		0.005	0.009
С	0.09	0.20		0.004	0.008
		Pin	feat	ures	
Ν	64				
ND	16				
NE	16				
NOTE		SC	)UAI	RE	

Conforms to JEDEC MS-026 BBD Iss. C

## Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm. 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/031 (Swindon)

© Zarlink S	Semiconductor	2002 All right	s reserved.			Package Code QC
ISSUE	1	2	3		Previous package codes	Package Outline for 64 lead
ACN	201370	207115	212445	ZARLINK SEMICONDUCTOR	GP / B	LQFP (7 x 7 x 1.4mm) 2mm Footprint
DATE	290ct96	9Jul99	26Mar02	JEMICONDOCTOR	<u>'</u>	'
APPRD.						GPD00250



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE