

# Enhanced 1 K Digital Switch with Stratum 4E DPLL

Data Sheet

**Features** 

- 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and 16.384 Mbps
- 16 serial TDM input, 16 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 4E specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)

February 2004

#### Ordering Information

ZL50015GAC 256-ball PBGA ZL50015QCC 256-lead LQFP

-40°C to +85°C

- Output streams can be configured as bidirectional for connection to backplanes
- Per-stream input and output data rate conversion selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for 8 output streams
- Per-stream input bit delay with flexible sampling point selection




Figure 1 - ZL50015 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- · Four frame pulse and six reference clock outputs
- · Three programmable delayed frame pulse outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream (16) Bit Error Rate Test circuits complying to ITU-0.151
- · Per-channel high impedance output control
- · Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- · Connection memory block programming
- · Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

# **Applications**

- PBX and IP-PBX
- Small and medium digital switching platforms
- Remote access servers and concentrators
- Wireless base stations and controllers
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

# **Description**

The ZL50015 is a maximum 1,024 x 1,024 channel non-blocking digital Time Division Multiplex (TDM) switch. It has sixteen input streams (STi0 - 15) and sixteen output streams (STi00 - 15). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The ZL50015 provides up to eight high impedance control outputs (STOHZ0 - 7) to support the use of external tristate drivers for the first eight output streams (STi00 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 15 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 16 PRBS generators that generates a 2<sup>15</sup>-1 pattern. On the input side channels can be routed to one of 16 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 4E specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

# **Table of Contents**

	Pinout Diagrams	
	1.1 BGA Pinout	8
	1.2 QFP Pinout	9
2.0	Pin Description	. 10
	Device Overview	
	Data Rates and Timing	
	4.1 External High Impedance Control, STOHZ0 - 7	
	4.1 External Figh Impedance Control, \$10H20 - 7	
	ST-BUS and GCI-Bus Timing	
	Output Timing Generation	
	Data Input Delay and Data Output Advancement	
	7.1 Input Bit Delay Programming	
	7.2 Input Bit Sampling Point Programming	
	7.3 Output Advancement Programming	. 28
	7.4 Fractional Output Bit Advancement Programming	. 29
	7.5 External High Impedance Control Advancement	
	Data Delay Through the Switching Paths	
	8.1 Variable Delay Mode	
	8.2 Constant Delay Mode	
9.0	Connection Memory Description	. 32
10.0	Connection Memory Block Programming	. 33
	10.1 Memory Block Programming Procedure	
	Device Performance in Master Mode and Slave Modes	
	11.1 Master Mode Performance	
	11.2 Divided Slave Mode Performance	
	11.3 Multiplied Slave Mode Performance	
	Overall Operation of the DPLL	
	12.1 DPLL Functional Modes	
	12.1.1 Normal Operating Mode.	
	12.1.2 Holdover Mode	
	12.1.3 Automatic Mode	
	12.1.4 Freerun Mode	
	12.1.5 DPLL Internal Reset Mode.	
13.0	DPLL Frequency Behaviour	
	13.1 Input Frequencies	
	13.2 Input Frequencies Selection	
	13.3 Output Frequencies.	
	13.4 Pull-In/Hold-In Range (also called Locking Range)	
	DPLL Jitter Performance	
	14.1 Input Clock Cycle to Cycle Timing Variation Tolerance	
	14.2 Input Jitter Acceptance	
	14.3 Jitter Transfer Function	
	DPLL Specific Functions and Requirements	
	15.1 Lock Detector	
	15.2 Maximum Time Interval Error (MTIE)	
	15.3 Phase Alignment Speed (Phase Slope)	
	15.4 Reference Monitoring	
	15.5 Single Period Reference Monitoring	
	15.6 Multiple Period Reference Monitoring	
		. 55

# ZL50015

# **Table of Contents**

16.0 Microprocessor Port	
17.0 Device Reset and Initialization	
17.1 Power-up Sequence	
17.2 Device Initialization on Reset	40
17.3 Software Reset	
18.0 Pseudo random Bit Generation and Error Detection	40
19.0 PCM A-law/μ-law Translation	41
20.0 Quadrant Frame Programming	
21.0 JTAG Port	
21.1 Test Access Port (TAP)	
21.2 Instruction Register	
21.3 Test Data Registers	
21.4 BSDL	
22.0 Register Address Mapping	44
23.0 Detailed Register Description	
24.0 Memory	
24.1 Memory Address Mappings	
24.2 Connection Memory Low (CM_L) Bit Assignment	
24.3 Connection Memory High (CM_H) Bit Assignment	80
25.0 Applications	82
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	
25.1.2 External Clock Oscillator	
26.0 DC Parameters	84
27.0 A.C. Devenuetoro	0.5

# ZL50015

# **List of Figures**

Figure 1 - ZL50015 Functional Block Diagram	1
Figure 2 - ZL50015 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	8
Figure 3 - ZL50015 256-Lead 28 mm x 28 mm LQFP (top view)	9
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	20
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	20
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	21
Figure 7 - Output Timing for CKo0 and FPo0	
Figure 8 - Output Timing for CKo1 and FPo1	
Figure 9 - Output Timing for CKo2 and FPo2	
Figure 10 - Output Timing for CKo3 and FPo3 with CK0FPo3SEL1-0="11"	24
Figure 11 - Output Timing for CKo4	
Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)	25
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)	26
Figure 14 - Input Bit Sampling Point Programming	
Figure 15 - Input Bit Delay and Factional Sampling Point	
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)	
Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)	
Figure 18 - Channel Switching External High Impedance Control Timing	
Figure 19 - Data Throughput Delay for Variable Delay	
Figure 20 - Data Throughput Delay for Constant Delay	
Figure 21 - Crystal Oscillator Circuit	
Figure 22 - Clock Oscillator Circuit	
Figure 23 - Timing Parameter Measurement Voltage Levels	
Figure 24 - Motorola Non-Multiplexed Bus Timing - Read Access	
Figure 25 - Motorola Non-Multiplexed Bus Timing - Write Access	
Figure 26 - Intel Non-Multiplexed Bus Timing - Read Access	
Figure 27 - Intel Non-Multiplexed Bus Timing - Write Access	
Figure 28 - JTAG Test Port Timing Diagram	
Figure 29 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	
Figure 30 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
Figure 31 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
Figure 32 - ST-BUS Input Timing Diagram when Operated at 16 Mbps	
Figure 33 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
Figure 34 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps	
Figure 35 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 36 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 37 - Serial Output and External Control	
Figure 38 - Output Drive Enable (ODE)	
Figure 39 - Input and Output Frame Boundary Offset	
Figure 40 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	
Figure 41 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	
Figure 42 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
Figure 43 - FPo3 and CKo3 (32.768 MHz) Timing Diagram	
Figure 44 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)	
Figure 45 - CKo5 Timing Diagram (19.44 MHz)	
Figure 46 - REF0 - 3 Reference Input/Output Timing	
Figure 47 - Output Timing (ST-BUS Format)	108

# ZL50015

# **List of Tables**

Table 1 - (	CKi and FPi Configurations for Master and Divided Slave Modes	19
Table 2 - 0	CKi and FPi Configurations for Multiplied Slave Mode	19
Table 3 - 0	Dutput Timing Generation	22
Table 4 - [	Delay for Variable Delay Mode	31
Table 5 - 0	Connection Memory Low After Block Programming	33
Table 6 - 0	Connection Memory High After Block Programming	33
Table 7 - [	DPLL Input Reference Frequencies	36
Table 8 - 0	Generated Output Frequencies	36
Table 9 -	Values for Single Period Limits	38
Table 10 -	Multi-Period Hysteresis Limits	39
Table 11 -	Input and Output Voice and Data Coding	41
Table 12 -	Definition of the Four Quadrant Frames	42
Table 13 -	Quadrant Frame Bit Replacement	42
Table 14 -	Address Map for Registers (A13 = 0)	44
	Control Register (CR) Bits	
Table 16 -	Internal Mode Selection Register (IMS) Bits	49
Table 17 -	Software Reset Register (SRR) Bits	<b>5</b> 0
Table 18 -	Output Clock and Frame Pulse Control Register (OCFCR) Bits	51
Table 19 -	Output Clock and Frame Pulse Selection Register (OCFSR) Bits	52
Table 20 -	FPo_OFF[n] Register (FPo_OFF[n]) Bits	54
	Internal Flag Register (IFR) Bits - Read Only	
	BER Error Flag Register 0 (BERFR0) Bits - Read Only	
Table 23 -	BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	56
Table 24 -	DPLL Control Register (DPLLCR) Bits	56
	Reference Frequency Register (RFR) Bits	
	Lock Detector Threshold Register (LDTR) Bits	
	Lock Detector Interval Register (LDIR) Bits	
	Slew Rate Limit Register (SRLR) Bits	
	Reference Change Control Register (RCCR) Bits	
	Reference Change Status Register (RCSR) Bits - Read Only	
	Interrupt Register (IR) Bits - Read Only	
	Interrupt Mask Register (IMR) Bits	
	Interrupt Clear Register (ICR) Bits	
	Reference Failure Status Register (RSR) Bits - Read Only	
	Reference Mask Register (RMR) Bits	
	Reference Frequency Status Register (RFSR) Bits - Read only	
	Output Jitter Control Register (OJCR) Bits	
	Stream Input Control Register 0 - 15 (SICR0 - 15) Bits.	
	Stream Input Quadrant Frame Register 0 - 15 (SIQFR0 - 15) Bits	
	Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits	
	BER Receiver Start Register [n] (BRSR[n]) Bits	
	BER Receiver Length Register [n] (BRLR[n]) Bits	
	BER Receiver Control Register [n] (BRCR[n]) Bits	
	BER Receiver Error Register [n] (BRER[n]) Bits - Read Only	
	Address Map for Memory Locations (A13 = 1)	
	Connection Memory Low (CM_L) Bit Assignment when CMM = 0	
	Connection Memory Low (CM_L) Bit Assignment when CMM = 1	
Table 48 -	Connection Memory High (CM_H) Bit Assignment	81

# 1.0 Pinout Diagrams

### 1.1 BGA Pinout

1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V <sub>SS</sub>	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	$V_{SS}$	Α
В	NC	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V <sub>DD</sub> _ CORE	FPi	CKi	IC_Open	IC_Open	OSCi	ODE	NC	В
С	NC	STi9	V <sub>SS</sub>	STi7	STi6	STi1	CKo1	REF_ FAIL2	V <sub>SS</sub>	IC_Open	IC_Open	OSCo	IC_GND	V <sub>SS</sub>	STio15	NC	С
D	NC	STi11	V <sub>DD_IO</sub>	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V <sub>SS</sub>	FPo_ OFF1	OSC_ EN	STio13	V <sub>DD_IO</sub>	STio14	NC	D
Е	NC	STi14	STi8	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	REF_ FAIL3	REF_ FAIL1	REF0	NC	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>DD_IO</sub>	STio12	FPo2	NC	E
F	NC	STi15	STi12	STi13	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	IC_Open	FPo3	FPo_ OFF2	NC	F
G	NC	RESET	IC_Open	IC_GND	TDo	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	A12	A13	FPo1	FPo0	NC	G
Н	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	CKo5	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A7	A9	A10	FPo_ OFF0	A11	NC	Н
J	NC	V <sub>DD_IO</sub>	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	CKo3	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	А3	A4	A5	A8	A6	NC	J
K	NC	V <sub>SS</sub>	TMS	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	IC_Open	A0	A2	A1	NC	K
L	NC	V <sub>DD</sub> _ CORE	TRST	TCK	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	STio10	STio11	STio9	NC	L
М	NC	NC	TDi	D0	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	D6	D10	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	MOT_ INTEL	IC_Open	STio8	NC	М
N	NC	NC	$V_{DD\_IO}$	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V <sub>DD_IO</sub>	STOHZ5	NC	N
Р	NC	NC	V <sub>SS</sub>	STio1	STio3	STOHZ1	D3	D8	D14	ĪRQ	STio5	STOHZ4	STOHZ6	V <sub>SS</sub>	STOHZ7	NC	Р
R	NC	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	IC_Open	STio6	STio7	NC	R
Т	$V_{SS}$	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V <sub>SS</sub>	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Note: A1 corner identified by metallized marking.

Note: Pinout is shown as viewed through top of package.

Figure 2 - ZL50015 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

### 1.2 QFP Pinout




Figure 3 - ZL50015 256-Lead 28 mm x 28 mm LQFP (top view)

# 2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B9, E6, E11, F6, F7, F10, F11, H4, K5, L2, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 157, 173, 213, 217, 224, 231, 233	V <sub>DD_CORE</sub>	Power Supply for the core logic: +1.8 V
D3, D14, E4, E13, F5, F12, G6, G11, J2, J3, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 220, 226, 241, 249	V <sub>DD_IO</sub>	Power Supply for I/O: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V <sub>SS</sub>	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
КЗ	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
М3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12, M14, R13	46, 48, 80, 105, 150, 151, 152, 153, 210	IC_Open	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
A8, A9, A14,	61, 62,	NC	No Connect
A15, E10,	63, 64,		These pins <b>MUST</b> be left unconnected.
M2, N2, P2,	65, 66,		
P16, R2,	67, 68,		
R16, T6, T7,	134, 135,		
T8, T9, T10,	136, 137,		
T11, T12,	138, 139,		
T13, T14,	140, 215,		
T15, D16,	219, 225,		
E16, C16,	229, 236,		
B16, A13,	237, 125,		
A12, A10,	126, 127,		
A11, N1,	128, 129,		
M1, P1, R1,	130, 131,		
T2, T3, T5,	132, 253,		
T4, N16,	254, 255,		
M16, L16,	256, 1, 2,		
K16, H16,	3, 4, 75,		
J16, G16,	76, 77,		
F16, E1, D1,	78, 119,		
G1, F1, J1,	120, 122,		
H1, K1, L1,	124, 243,		
A7, A5, A6,	244, 245,		
A4, A3, A2,	246, 247,		
C1, B1	248, 250,		
	252, 189,		
	190, 191,		
	192, 193,		
	194, 196,		
	197		
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the device is in master mode, an external oscillator is required and this pin MUST be tied high.
C12	149	OSCo	Oscillator Clock Output (3.3 V Output)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 21 on page 82) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (see Figure 22 on page 83). If OSC_EN = 0, this pin MUST be left unconnected.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B14	148	OSCi	Oscillator Clock Input (3.3 V Input)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 21 on page 82) or to a clock oscillator under normal operation (see Figure 22 on page 83). If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V <sub>DD_IO</sub> or to ground.
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs)  If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to VDD_IO or to ground.
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs) These output pins are used to indicate input reference failure when the device is in master mode. If REF0 fails, REF_FAIL0 will be driven high. If REF1 fails, REF_FAIL1 will be driven high. If REF2 fails, REF_FAIL2 will be driven high. If REF3 fails, REF_FAIL3 will be driven high. If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set.
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKo0. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CKo3. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) As FPo_OFF2, this is an individually programmable 8 kHz frame pulse, offset from the output frame boundary by a programmable number of channels. By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) CK00: 4.096 MHz output clock. CK01: 8.192 MHz output clock. CK02: 16.384 MHz output clock. CK03: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock. CK04: 1.544 MHz or 2.048 MHz programmable output clock. CK05: 19.44 MHz output clock. See Section 6.0 on page 21 for details. In Divided Slave mode, the frequency of CK00 - 3 cannot be higher than input clock (CKi). CK05 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input)  This pin accepts the frame pulse which stays active for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz. The frame pulse associated with the highest input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. When the device is operating in Multiplied Slave mode, the frame pulse associated with the highest input data rate must be applied to this pin. For all modes (except Master mode with loopback), if the data rate is 16.384 Mbps, a 61 ns wide frame pulse must be used. By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B11	154	CKi	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered Input)  This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206	STi0 - 15	Serial Input Streams 0 to 15 (5 V-Tolerant Inputs with Enabled Internal Pull-downs)  The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118	STio 0 - 15	Serial Output Streams 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs)  The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
R3, P6, R5, N5, P12, N15, P13, P15	11, 12, 13, 14, 55, 56, 58, 59	STOHZ 0 - 7	Serial Output Streams High Impedance Control 0 to 7 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - only.
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 15 and the output-driven-high control for STOHZ0 - 7. When it is high, STio0 - 15 and STOHZ0 - 7 are enabled. When it is low, STio0 - 15 are tristated and STOHZ0 - 7 are driven high.
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.
R11	40	CS	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Enabled Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output) This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 15 drivers and drives the STOHZ0 - 7 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1μs. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600μs due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 40 for details.

#### 3.0 Device Overview

The device has sixteen ST-BUS/GCI-Bus inputs (STi0 - 15) and sixteen ST-BUS/GCI-Bus outputs (STio0 - 15). STio0 - 15 can also be configured as bi-directional pins, in which case STi0 - 15 will be ignored. It is a non-blocking digital switch with 1024 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048 Mbps, 4.096 Mbps and, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The device also provides eight high impedance control outputs (STOHZ0 - 7) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first eight ST-BUS/GCI-Bus outputs (STio0 -7).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied

from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 4E specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR, IRQ and DTA\_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

# 4.0 Data Rates and Timing

The ZL50015 has 16 serial data inputs and 16 serial data outputs. Each stream can be individually programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 µs frame.

The output streams can be programmed to operate as bi-directional streams. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, the input streams 0 - 15 (STi0 - 15) are internally tied low, and the output streams 0 - 15 (STio0 - 15) are set to operate in a bi-directional mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 15 (SICR0 - 15). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 1024 channels. If all 16 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 4096 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 1024 channels will occur if four of the streams are operating at 16.384 Mbps, eight of the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 512 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 1024 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

#### 4.1 External High Impedance Control, STOHZ0 - 7

There are 16 external high impedance control signals, STOHZ0 - 7, that are used to control the external drivers for per-channel high impedance operations. Only the first eight ST-BUS/GCI-Bus (STio0 - 7) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 7 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 7 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any

unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 30 for a diagrammatical explanation.

### 4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50015 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 34. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi\_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <i>Input or Output</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest <i>Input</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50015 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

# 5.0 ST-BUS and GCI-Bus Timing

The ZL50015 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125  $\mu$ s frame pulse period.

By default, the ZL50015 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

# 6.0 Output Timing Generation

The ZL50015 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo\_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 22. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

**Table 3 - Output Timing Generation** 

The output timing is dependent on the timing mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV\_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV\_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50015 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo\_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo\_OFF2 can be labeled as FPo5.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1




Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CK0FPo3SEL1-0="11"




Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo\_OFF2)

# 7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment, unless the output stream is operating at 16.384 Mbps, in which case the output bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

# 7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 15 (SICR0 - 15) as described in Section 38 on page 71. The input bit delay can range from 0 to 7 bits.




Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

### 7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50015 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 15 (SICR0 - 15). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 15 (SICR0 - 15).




Figure 15 - Input Bit Delay and Factional Sampling Point

### 7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 15 (SOCR0 - 15).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 15 (SOCR0 - 15) as described in Section 40 on page 75. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

### 7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

# 7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

#### 8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0.

#### 8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/C (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	r	n-m = 7	n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 4 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125  $\mu$ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 19 - Data Throughput Delay for Variable Delay

#### 8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

$$T = 2 \text{ frames} + (n - m)$$

The constant delay mode is controlled by  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

# 9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM\_L) and Connection Memory High (CM\_H). The CM\_L is 16 bits wide and is used for channel switching and other special modes. The CM\_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM\_L) is low,  $\mu$ -law/A-law conversion will be turned off and the contents of CM\_H will be ignored. Each connection memory location of the CM\_L or CM\_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 45 on page 78 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM\_H will be ignored during the normal channel switching mode without the  $\mu$ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM\_L) is set to zero. If  $\mu$ -law/A-law conversion is required, the CM\_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed high, the ZL50015 will operate in one of the special modes described in Table 47 on page 80. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM\_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the  $\mu$ -law/A-law conversion can also be enabled as required.

# 10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

### 10.1 Memory Block Programming Procedure

Value

0

0

0

0

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM L.
- Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM\_L positions. The remaining CM\_L locations (bits 15 3) and the programmable values in the CM\_H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM\_L and CM\_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0
Table 5 - Connection Memory Low After Block Programming																
														5		

Table 6 - Connection Memory High After Block Programming

0

0

0

0

0

0

0

0

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

0

0

It takes at least two frame periods (250 μs) to complete a block program cycle.

0

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

**Note**: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

#### 11.0 Device Performance in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly (using loopback mode) or outside the device. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

In addition to Master mode, there are two main Slave modes: Divided Slave mode and Multiplied Slave mode. If the device is in Slave mode, output clocks and frame pulses are generated based on CKi and FPi. In Divided Slave mode, output clocks and frame pulses are directly divided from CKi/FPi; therefore, the output clock rate cannot exceed the CKi rate. In Multiplied Slave mode, the output clocks and frame pulses are generated from a clock

internal to the device and are synchronized to CKi and FPi. All specified frequencies are available on CKo[0:3] in Multiplied Slave mode.

By default, the DPLL is disabled if the device is in Slave mode. However, the DPLL can be activated by programming the SLV\_DPLLEN bit in the Control Register. When the DPLL is enabled, CKo4, CKo5 and FPo5 will be generated from the DPLL, while the other clocks and frame pulses will be generated based on CKi/FPi. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

#### 11.1 Master Mode Performance

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 15 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo\_OFF0 - 2).

#### 11.2 Divided Slave Mode Performance

When the device is in Divided Slave mode, STio0 - 15 are driven by CKi. In this mode, the output streams and clocks have the same amount of jitter as the input clock (CKi), but the output data rate cannot exceed the input data rate defined by CKi. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

### 11.3 Multiplied Slave Mode Performance

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 15 are driven by this internally generated clock. In this mode, the output data rate can be any specified data rate, but the output streams and clocks may have different jitter characteristics from the input clock (CKi). If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

# 12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 4E compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1.0 ns (except for the 1.544 MHz output).

The input locking range of the DPLL is programmable, such that it can be larger than the strict Stratum 4E requirements.

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

#### 12.1 DPLL Functional Modes

There are five functional modes for the DPLL: normal, holdover, automatic, freerun and software controlled modes. In addition to these five functional modes, the DPLL can also be programmed to internal reset mode.

### 12.1.1 Normal Operating Mode

In the normal operating mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

#### 12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover operation typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

In order to meet Stratum 4E, the holdover accuracy of the DPLL is better than 0.05 ppm. Note that in order for the system to meet Stratum 4E, the system clock provided by the external oscillator must meet the requirements for the temperature dependence and drift.

#### 12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or in holdover mode.

#### 12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator frequency. To meet Stratum 4E, the accuracy of the circuitry for the freerunning output clock must be 32 ppm or better.

#### 12.1.5 DPLL Internal Reset Mode

IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

# 13.0 DPLL Frequency Behaviour

### 13.1 Input Frequencies

The DPLL is capable to synchronize to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

**Table 7 - DPLL Input Reference Frequencies** 

# 13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 24 on page 56, Table 25 on page 57, Table 29 on page 61 and Table 36 on page 69 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

### 13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz
CKo1	8.192 MHz
CKo2	16.384 MHz
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
CKo4	1.544 MHz or 2.048 MHz
CKo5	19.44 MHz
FPo0	8 kHz (244 ns wide pulse)
FPo1	8 kHz (122 ns wide pulse)
FPo2	8 kHz (61 ns wide pulse)
FPo3	8 kHz (244 ns, 122 ns, 61 ns or 30 ns wide pulse)
FPo5	8 kHz (51 ns wide pulse)

**Table 8 - Generated Output Frequencies** 

## 13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is  $\pm 130$  ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is  $\pm 30$  ppm, it requires a minimum pull-in range of  $\pm 160$  ppm. Users who do not require the  $\pm 30$  ppm freerun accuracy of the DPLL can use a  $\pm 100$  ppm system clock. Therefore the pull-in range is a minimal  $\pm 230$  ppm. The pull-in range of this device is  $\pm 260$  ppm.

### 14.0 DPLL Jitter Performance

# 14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50015 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50015 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

## 14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, any input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is  $\pm 1023 \text{UI}_{\text{D-p}}$ .

#### 14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the Stratum 4E DPLL is 15.2 Hz.

## 15.0 DPLL Specific Functions and Requirements

### 15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 26 on page 60 and Table 27 on page 60 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDTR) respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 30 on page 63 for the bit description of the Reference Change Status Register (RCSR).

## 15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 4E requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 29 on page 61.

## 15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 28 on page 61. Stratum 4E requires that the phase alignment speed not exceed 81 ns per 1.326 ms. The width of the register and the limiter circuitry, if not bypassed, provide a maximum phase change alignment speed of 186 ppm.

The limiter circuitry can be bypassed by programming BLM (bit 13) in the Bandwidth Control Register (BWCR). Bypassing limiter (combined with choice of other parameters in the BWCR register) can achieve very fast lock of the output clock to the selected input reference. A side effect of the bypassing limiter is manifested through much higher intrinsic jitter. Once the bypassing is stopped, the jitter characteristics are guaranteed. The phase alignment speed default value is 56 ppm.

## 15.4 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 34 on page 66. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 35 on page 67 for details.

## 15.5 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10 ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

The values for the upper and lower limits are shown in the following table:

Reference Frequency	Comment
8 kHz	10Ulp-p
1.544 MHz	0.3Ulp-p
2.048 MHz	0.2Ulp-p
4.096 MHz	0.2Ulp-p
8.192 MHz	0.2Ulp-p
16.384 MHz	0.2Ulp-p
19.44 MHz	0.2Ulp-p

Table 9 - Values for Single Period Limits

## 15.6 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the

"grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring is 10 seconds. The time base is defined in the number of reference clock cycles.

The device has two sets of limits the Stratum 4E default limits and the Extended Stratum 4E limits (see table 10 - Multi-period Hysteresis Limits). The ST4\_LIM bit in Table 24, DPLL Control Register (DPLLCR) Bits is used to select between the two sets of limits.

	Stratum 4E Default Limits (in 10 ns units)	Extended Stratum 4E Limits (in 10 ns units)
Far Upper Limit	-82.487 ppm	-250 ppm
Near Upper Limit	-64.713 ppm	-240 ppm
Nominal Value	(	) ppm
Near Lower Limit	64.713 ppm	240 ppm
Far Lower Limit	82.487 ppm	250 ppm

Table 10 - Multi-Period Hysteresis Limits

# 16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR, IRQ and DTA\_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM\_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM\_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM\_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 24 on page 86, Figure 25 on page 87, Figure 26 on page 88 and Figure 27 on page 89 for the microprocessor timing.

### 17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50015. When this pin is low, the following functions are performed:

- · synchronously puts the microprocessor port in a reset state
- tristates the STio0 15 outputs
- drives the STOHZ0 7 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters

## 17.1 Power-up Sequence

The recommended power-up sequence is for the  $V_{DD\_IO}$  supply (normally +3.3 V) to be established before the power-up of the  $V_{DD\_CORE}$  supply (normally +1.8 V). The  $V_{DD\_CORE}$  supply may be powered up at the same time as  $V_{DD\_IO}$ , but should not "lead" the  $V_{DD\_IO}$  supply by more than 0.3 V.

### 17.2 Device Initialization on Reset

Upon power up, the ZL50015 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 15 outputs and to drive STOHZ0 7 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the RESET pin to zero for longer than 1  $\mu$ s
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 μs prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

**Note**: If an external oscillator is used, the waiting time is  $500 \, \mu s$ . Without the external oscillator, if CKi is  $16.384 \, MHz$ , the waiting time is  $500 \, \mu s$ ; if CKi is  $8.192 \, MHz$ , the waiting time is  $1 \, ms$ ; if CKi is  $4.096 \, MHz$ , the waiting time is  $2 \, ms$ .

#### 17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR): SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

#### 18.0 Pseudo random Bit Generation and Error Detection

The ZL50015 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 16 transmitters connected to the output streams and 16 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of  $2^{15}$ -1 pseudorandom code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125  $\mu$ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 16 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (BRCR) ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (BRSR) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.

- BER Receiver Length Register (BRLR) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.
- BER Receiver Error Register (BRER) This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM\_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250  $\mu$ s) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

## 19.0 PCM A-law/μ-law Translation

The ZL50015 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature the Connection Memory High (CM\_H) entry for the output channel must be programmed.  $\overline{V}/D$  (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 11.

<b>T</b> 1	1:00			
Ihe	different	COUGE	ontions	are.
1110	anii Ci Ci it	oouc	OPLIOLIS	ui o.

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

Table 11 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711  $\mu$ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0).  $\mu$ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50015 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the  $\overline{V}/D$  (bit 4) of the Connection Memory High (CM\_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

# 20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 15), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

Table 12 - Definition of the Four Quadrant Frames

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[x]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant x with '0'
101	Replaces LSB of every channel in Quadrant x with '1'
110	Replaces MSB of every channel in Quadrant x with '0'
111	Replaces MSB of every channel in Quadrant x with '1'
<b>Note:</b> $x = 0, 1, 2, 3$	

**Table 13 - Quadrant Frame Bit Replacement** 

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

### 21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

### 21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50015 test functions. It consists of three input pins and one output pin as follows:

- **Test Clock Input (TCK)** TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- Test Mode Selection Inputs (TMS) The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.

- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Output (TDo) Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

# 21.2 Instruction Register

The ZL50015 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

## 21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50015 JTAG interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50015 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50015 is 0C36F14B<sub>H</sub>

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 1111
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

## 21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

# 22.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 <sub>H</sub>	R/W	Control Register	CR	Switch/Hardware
0001 <sub>H</sub>	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 <sub>H</sub>	R/W	Software Reset Register	SRR	Hardware Only
0003 <sub>H</sub>	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 <sub>H</sub>	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 <sub>H</sub>	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 <sub>H</sub>	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 <sub>H</sub>	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 <sub>H</sub>	R/W	Internal Flag Register	IFR	Switch/Hardware
0011 <sub>H</sub>	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0013 <sub>H</sub>	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0040 <sub>H</sub>	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 <sub>H</sub>	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0047 <sub>H</sub>	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 <sub>H</sub>	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 <sub>H</sub>	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004B <sub>H</sub>	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C <sub>H</sub>	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
0066 <sub>H</sub>	R Only	Interrupt Register	IR	DPLL/Hardware
0067 <sub>H</sub>	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0068 <sub>H</sub>	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0069 <sub>H</sub>	R Only	Reference Failure Status Register	RSR	DPLL/Hardware
006A <sub>H</sub>	R/W	Reference Mask Register	RMR	DPLL/Hardware
006B <sub>H</sub>	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006C <sub>H</sub>	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware
0100 <sub>H</sub> - 010F <sub>H</sub>	R/W	Stream Input Control Registers 0 - 15	SICR0 - 15	Switch/Hardware
0120 <sub>H</sub> - 012F <sub>H</sub>	R/W	Stream Input Quadrant Frame Registers 0 - 15	SIQFR0 - 15	Switch/Hardware
0200 <sub>H</sub> - 020F <sub>H</sub>	R/W	Stream Output Control Registers 0 - 15	SOCR0 - 15	Switch/Hardware

Table 14 - Address Map for Registers (A13 = 0)

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0300 <sub>H</sub> - 030F <sub>H</sub>	R/W	BER Receiver Start Registers 0 - 15	BRSR0 - 15	Switch/Hardware
0320 <sub>H</sub> - 032F <sub>H</sub>	R/W	BER Receiver Length Registers 0 - 15	BRLR0 - 15	Switch/Hardware
0340 <sub>H</sub> - 034F <sub>H</sub>	R/W	BER Receiver Control Registers 0 - 15	BRCR0 - 15	Switch/Hardware
0360 <sub>H</sub> - 036F <sub>H</sub>	R Only	BER Receiver Error Registers 0 - 15	BRER0 - 15	Switch/Hardware

Table 14 - Address Map for Registers (A13 = 0) (continued)

# 23.0 Detailed Register Description

	al Read/ Value: 00	Write Addre 000 <sub>H</sub>	ess: 0000	D <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0

Bit	Name			Description						
15 - 14	Unused	Res	erved. In norm	nal functional mode, these bits MUST	be set to zero.					
13	SLV_ DPLLEN	Whe Whe Whe CKi REF	OPLL Enable in Slave Mode. When this bit is low, DPLL is disabled in Slave mode. When this bit is high, DPLL is enabled in Slave mode. When SLV_DPLLEN is set in Slave mode, CKo[3:0] and FPo[3:0] are generated from CKi and FPi. CKo[5:4] and FPo[5] are locked to the selected input reference (one cREF[3:0]). In this mode of operation, the DPLL retains its functionality, including the generation of the REF_FAIL[3:0] output signals.							
12 - 11	OPM1 - 0	Ope	ration Mode.							
			OPM1-0	OSC_EN Pin = 1	OSC_EN Pin = 0					
			00	Master	Divided Slave with CKi					
			01	Divided Slave with OSC	Multiplied Slave					
			10	Divided Slave with CKi	Divided Slave with CKi					
			11	Multiplied Slave	Multiplied Slave					
10	CKi_LP	Whe Whe and	en this bit is loven this bit is hi FPo2 respect	bback (Ignored in Slave mode)  v, CKi and FPi are used as input pins gh, CKi and FPi are internally loope ively, and CKi pin and FPi pin shou 5) of this register should be program	ed back from CKo2 (16.384 MH Ild be tied low or high external					
9	FPINPOS	Whe	en this bit is lov	e (FPi) Position v, FPi straddles frame boundary (as o gh, FPi starts from frame boundary (a						
8	CKINP	Whe		<b>Polarity</b> v, the CKi falling edge aligns with the gh, the CKi rising edge aligns with the	•					
7	FPINP	Whe	en this bit is lo	ow, the input frame pulse FPi has to gh, the input frame pulse FPi has the						

Table 15 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	N	ame						De	scripti	on					
6 - 5	CKI	KIN1 - 0 Input Clock (CKi) and Frame Pulse (FPi) Selection													
					CKII	N1 - 0		FPi Acti	ve Peri	od		CKi			
					(	00		6	1 ns		16	6.384 MI	Ηz		
					(	01		12	2 ns		8	.192 MH	z		
						10		24	4 ns		4	.096 MH	lz		
						11				Reserv	/ed				
3	IVI	BPE	MEIIIC	<b>Memory Block Programming Enable</b> When this bit is high, the connection memory block programming mode is enabled program the connection memory. When it is low, the memory block programming mode											
			When progradisable	am the o	connec	tion m	emory.	When it	is low,	the me	emory	block pr	mode ogram	is ena ıming ı	bled node
2	C	OSB	progradisable  Output  This b	am the o	d By B es the	it: STio0	emory. - 15 an	When it	is low,	the me	emory	block pr	ogram	nming i	node
2	C	OSB	outpu This b	am the ded. ut Standoit enable	d By B es the	it: STio0 ontrol	emory. - 15 an	When it	TOHZ(	the me	emory	block pr	ogram	nming i	node
2	(	OSB	outpu This b	am the ded.  ut Standoit enablibes the	d By B es the HiZ co	it: STio0 ontrol	- 15 an of the se	When it	TOHZ(	the me	emory	block pr	ne follo	wing t	node
2	C	OSB	outpu This b	am the ded.  ut Stand it enablibes the  RESET Pin	d By B es the HiZ co	it: STio0 ontrol (	- 15 an of the so ODE Pin	When it od the S erial dat OSB Bit	TOHZ(	the me 0 -7 ser uts: 6Tio0 - 1	emory	block pr	ne follo	wing t	node
2	C	OSB	outpu This b	am the ded.  Let Standoit enable ibes the RESET Pin 0	d By B es the HiZ co	it: STio0 ontrol ( TSW RR)	o - 15 an of the so ODE Pin	when it of the Serial date of th	TOHZ(	the me  7 seruts:  STio0 - 1  HiZ  HiZ  HiZ	emory	block pr	ogram  stolio  STOI-  Drive  Drive  Drive	wwing to the High n High	node
2	C	DSB	outpu This b	am the ded.  ut Standoit enablibes the  RESET Pin 0 1	d By B es the HiZ co	it: STio0 ontrol ( RR)	o - 15 an of the series Pin X	when it and the Serial dat OSB Bit X	TOHZ(	the me	emory	block pr	STOH Driver Driver Driver	wing to the High n High	node

Table 15 - Control Register (CR) Bits (continued)

Reset \	√alue: 0	000 <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	N	ame						_							
		anic						Des	scripti	on					
		61 - 0	Memo These ory for	two bit	ts are ι	used to	select (				ow, co	nnectio	n high	or dat	ta mer
			These	two bit	ts are ι	used to PU:	select (		tion me			nnectio	n high	or dat	ta men
			These	two bit	ts are us by Cl	used to PU:			tion me	emory I	ction		n high	or dat	ta men
			These	two bit	ts are u s by Cl MS1 - 0	used to PU:		connect	tion me Memo	emory I ery Selee mory Lo	ction w Read	d/Write	n high	or dat	ta mer
- 0			These	two bit	ts are us by Cl	used to PU:		Connect	Memo tion Mer	emory I ery Selee mory Lo	ction w Read gh Rea	d/Write	n high	or dat	ta mer

Table 15 - Control Register (CR) Bits (continued)

External Reset Va			dress:	0001 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
Bit	ı	Name							Descr	iption					
15 - 9	U	Inused		Reserv	<b>ed.</b> In	norma	al functio	nal mod	de, thes	e bits <b>N</b>	<b>IUST</b> b	e set t	o zero		
8	ST	IO_PD EN			his bit	is low	able the pull n, the pu								
7	U	Inused					al function		de, thes	e bits N	<b>IUST</b> b	e set t	o zero	١.	
6		BDL		Bi-dire	ctiona	l Con	trol for S	Stream	s 0-15						
							BDL	S	Tio0 - 1	5 Opera	tion				
							0	5	STi0-15	operation are inputare out	uts				
							1	STi	0-15 tied	nal opera d low into e bi-dire	ernally				
5	RI	BEREN		PRBS   When t this bit	his bit	is low	, all the E	BER rec	eivers a	are disa	ıbled. T	o enat	ole any	BER	receiver
4	TE	BEREN		When	his bi	t is lo	Enable ow, all the MUST b			nitters	are dis	abled.	Тое	nable	any BE
3 - 1	ВІ	PD2 - (		These Imemory Registe the bits	oits ref block r is se BPD2 Conne	fer to t k prog et to hi ? - 0 ar	ng Data the value gramming gh and the loaded Memory	g featur he MBF d into bi	e is ac PS bit ir ts 2 - 0	tivated. this re of the 0	After t gister i Connec	the ME s set to tion M	BPE book book build buil	it in th , the c Low. I	ne Contro ontents o Bits 15 -

Table 16 - Internal Mode Selection Register (IMS) Bits

	Read/\ alue: 00	Vrite Ad 100 <sub>H</sub>	dress:	0001 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
	ı														
3it		Name							Descr	iption					
Bit Name Description  0 MBPS Memory Block Programming Start:															

A zero to one transition of this bit starts the memory block programming function. The
MBPS and BPD2 - 0 bits in this register must be defined in the same write operation.
Once the MBPE bit in the Control Register is set to high, the device requires two
frames to complete the block programming. After the programming function has fin-
ished, the MBPS bit returns to low, indicating the operation is completed. When MBPS
is high, MBPS or MBPE can be set to low to abort the programming operation.
Whenever the microprocessor writes a one to the MBPS bit, the block programming
function is started. As long as this bit is high, the user must maintain the same logical
value to the other bits in this register to avoid any change in the device setting.

Table 16 - Internal Mode Selection Register (IMS) Bits (continued)

set Valu	ead/Write		ss: 0002	Н											
Set valu	е. 0000Н														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	n	n	0	n	0	0	0	n	0	0	n	0	SRST	SRS
U	0	0	0	U	0	U	U	U	0	U	U	0	0	SW	DPL

Bit	Name	Description
15 - 2	Unused	Reserved In normal functional mode, these bits MUST be set to zero.
1	SRSTSW	Software Reset Bit for Switch When this bit is low, switching blocks are in normal operation. When this bit is high, switching blocks are in software reset state. Refer to Table 14, "Address Map for Registers (A13 = 0)" on page 44 for details regarding which registers are affected.
0	SRSTDPLL	Software Reset Bit for DPLL When this bit is low, the DPLL block is in normal operation. When this bit is high, the DPLL block is in software reset state. Refer to Table 14, "Address Map for Registers (A13 = 0)" on page 44 for details regarding which registers are affected.

Table 17 - Software Reset Register (SRR) Bits

	Read/Write A alue: 0000 <sub>H</sub>	ddres	s: 0003 <sub>H</sub>											
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	FPOF2 EN	FPOF1 EN	FPOF0 EN	CKO5 EN	CKO4 EN	CKO FPO3 EN	CKO FPO2 EN	CKO FPO1 EN	CKO FPO0 EN
Bit	Name	•						Descr	iption					
15 - 9	Unuse	ed	Reser In nor		nction	al mode	, these b	its <b>MUS</b>	<b>T</b> be set	t to zero	).			
8	FPOF2		EDo.	OEE2/	EDoE	Enable								

When this bit is high, output frame pulse FPo\_OFF1 is enabled.

When this bit is high, output frame pulse FPo\_OFF0 is enabled.

When this bit is low, output clock CKo5 is in high impedance state.

When this bit is low, output clock CKo4 is in high impedance state.

When this bit is high, output clock CKo5 is enabled.

When this bit is high, output clock CKo4 is enabled.

When this bit is low, output frame pulse FPo\_OFF1 is in high impedance state.

When this bit is low, output frame pulse FPo OFF0 is in high impedance state.

CKo5 is available in Master mode or in Slave mode with SLV DPLLEN set.

CKo4 is available in Master mode or in Slave mode with SLV\_DPLLEN set.

When this bit is high, output clock CKo3 and output frame pulse FPo3 are enabled. When this bit is low, CKo3 and FPo3 are in high impedance state.

When this bit is high, output clock CKo2 and output frame pulse FPo2 are enabled. When this bit is low, CKo2 and FPo2 are in high impedance state.

7

6

5

4

3

2

1

0

FPOF1EN

FPOF0EN

CKO5EN

CKO4EN

CKOFPO3

ΕN

CKOFPO2

ΕN

FPo OFF1 Enable

**FPo OFF0 Enable** 

**CKo5 Enable** 

CKo4 Enable

CKo3 and FPo3 Enable

CKo2 and FPo2 Enable

CKOFPO1
EN

CK01 and FPo1 Enable
When this bit is high, output clock CKo1 and output frame pulse FPo1 are enabled.
When this bit is low, CKo1 and FPo1 are in high impedance state.

CKOFPO0
EN

CK00 and FPo0 Enable
When this bit is high, output clock CKo0 and output frame pulse FPo0 are enabled.
When this bit is low, CKo0 and FPo0 are in high impedance state.

Table 18 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

15	14	13	12	2 1	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CK FPC SEL	D3 F	CO3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
	ı															
Bit		Name								Descri	ption					
15		CKO4F	•	Wher bound frame	n this dary. e bou	s bit Whe Indary	is low, n this l	oit is hi	utput ogh, the	lock C outpu	t clock	CKo4	rising	gns wi edge al	ligns w	
14	C	KO4SE	L	Wher Wher	n this n this	bit is bit is	low, the	Freque e outpu ne outp aster m	t clock ut clock	CKo4 i cCKo4	s 2.048 is 1.54	4 MHz.		LLEN s	et.	
13 - 12		KOFPC SEL1 - (		Outp Selec			(CKo3)	Frequ	ency a	and Ou	ıtput F	rame	Pulse	(FPo3)	Pulse	Cycle
							CKOF SEL			FPo3		С	Ko3			
							0	0		244 ns		4.09	6 MHz			
							0	1		122 ns	i	8.19	2 MHz			
							1	0		61 ns		16.3	84 MHz			
							1	1		30 ns		32.7	68 MHz			
11		CKO3F	)	Wher	n this dary.	s bit Whe	is low, n this l		utput c	lock C				gns wi edge al		
10		FPO3F	)	Wher	n this	bit is	low, the		t frame	pulse F	Po3 h		-	e frame e frame	-	
9	F	PO3PC	S	Wher	n this	bit is	low, FF		iddles f	rame b		• .		oy ST-E d by G		)
8		CKO2F	)	When	n this dary.	s bit	is low, n this l		utput c	lock C		-	-	gns wi edge al		

Table 19 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CKO FPO3 SEL0	CKO3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO( POS
Bit		Name							Descri	ption					
7		FPO2P	W	utput F /hen thi /hen thi	s bit is	low, the	output	<b>Polarit</b> t frame	y Seled pulse F	ction Po2 ha					
6	FI	PO2PO	W	utput F /hen thi /hen thi	s bit is	low, FF	o2 stra	addles f	rame b						
5	When this bit is low, the output clock CKo1 falling edge aligns with the frai boundary. When this bit is high, the output clock CKo1 rising edge aligns with the frame boundary.														
4		FPO1P	V		s bit is	low, the	e output	t frame	pulse F	Po1 ha					
3	FI	PO1PO	W	utput F /hen thi /hen thi	s bit is	low, FF	o1 stra	addles f	rame b						).
2		CKO0P	V\ be	utput ( /hen th oundary ame bo	is bit . v. Whe	is low, n this l	the o	utput c	lock C						
1		FPO0P	W	utput F /hen thi /hen thi	s bit is	low, the	output	t frame	pulse F	Po0 ha					
0	FI	PO0PO		utput F /hen thi						oundar	y (as d	efined l	oy ST-E	BUS).	

Table 19 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n

Bit	Name			Descripti	on		
15 - 11	Unused	Reserved.	n normal fur	nctional mode, these b	its MUST be set to	zero.	
10	FP19EN	This bit is a When this b 19.44 MHz v	reserved book is high, for without change in the contract of t	e Output Enable. (For it for FPo_OFF0 and FPo_OFF2 is negative inel offset.  O_OFF2 is output frame	FPo_OFF1, and le frame pulse out	MUST be tput corre	
9 - 2	FOF[n]OFF7 - 0		alue of the	Offset se bits refers to the choffset values depend or			ame bound-
1 - 0	FOF[n]C1 - 0	FPo_OFF[n	] Control bi	its			
		FOF[n]C 1-0	Data Rate (Mbps)	FPo_OFF[n] Pulse Cycle Width	FOF[n]OFF7 - 0 Permitted Channel Offset	Polarity Control	Position Control
		00	2.048	one 4.096 MHz clock	0 - 31	FPO0P	FPO0POS
		01	4.096	one 8.192 MHz clock	0 - 63	FPO1P	FPO1POS
		10	8.192	one 16.384 MHz clock	0 - 127	FPO2P	FPO2POS
		11	16.384	one 16.384 MHz clock	0 - 255	FPO2P	FPO2POS

Note: [n] denotes output offset frame pulse from 0 to 2.

Table 20 - FPo\_OFF[n] Register (FPo\_OFF[n]) Bits




Table 21 - Internal Flag Register (IFR) Bits - Read Only

	15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ER 14	BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0
Bit	ı	Nam	e							Descri	ption					
15 - 0	В	ERF	[n]	If BEI zero.	RF[n] i		it indi				eiver E		Ū	\	-	

Table 22 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

		Read Addue: 0000		0013 <sub>H</sub>												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER L15	BER L14	BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0
Lis   Li4   Li3   Li2   Li1   Li0   L9   L8   L7   L6   L5   L4   L3   L2   L1   L0																
Bit Name Description  15 - 0 BERL[n] BER Receiver Lock[n]  If BERL[n] is high, it indicates that BER Receiver of STi[n] is locked.																
				If BE	RL[n] i	s high,	it indi	cates th	hat BE	R Rec	eiver o				l.	

Table 23 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

	nal Read t Value: (	Write Ado 0000 <sub>H</sub>	dress: 00	40 <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	ST4_ LIM	SWF	SWE	MRLE	RFRE	IRM		
	•		'		•			1	1	1							
Bit		Name		Description													
15-6	5 L	Jnused		Reserved n normal functional mode, these bits MUST be set to zero.													
5	S	T4_LIM	Who +/-6 Exte +/-2	en this 4.713 ended 250 pp	ppm aı Stratuı	high, nd +/-8 n 4E   10 se	the st 2.487 plimits a econds)	opm ov ire use ). This	er 10 s d for r	econds eferenc	). Whei e moni	n this b toring (	rence m it is low e.g., +/ e a low	, more i -240 pp	relaxed		
4-2	l	Jnused		served ormal	-	nal mo	de, the	se bits	MUST	be set t	o zero.						
1		RFRE	Who app	en this	te refer	low, tence fr	he reference	erence cy dete	freque ctor. W	•	s bit is l				es from quency		

Table 24 - DPLL Control Register (DPLLCR) Bits

	nal Read t Value:	I/Write Add	dress: 00	)40 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	ST4_ LIM	SWF	SWE	MRLE	RFRE	IRM
Bit	:	Name							Descr	iption					
0		DPLL_ IRM	Wh	en this		ow, the	DPLL the po	ower sa	aving n				When t		

Table 24 - DPLL Control Register (DPLLCR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0			
Bit	N	ame		Description														
15-12	Ur	used		eserved normal functional mode, these bits MUST be set to zero.														
11 - 9	R3	F2 - 0		normal functional mode, these bits MUST be set to zero.  eference 3 Frequency Bits hen the RFRE bit of the DPLLCR register is high, these bits are used to select the EF3 input frequency. When the RFRE bit is low, these bits are ignored.														
														d to se	lect t			
					freque			RFRE		ow, the	se bits		ored.	d to se	lect t			
					freque	ncy. W	hen the	RFRE	bit is lo	ow, the	se bits	are ign requen	ored.	d to se	lect t			
					freque	ncy. WI R3F2	hen the R3F1	RFRE R3	bit is lo	ow, the	se bits Input F	are ign requenc	ored.	d to se	lect t			
					freque	ncy. Wi R3F2 0	R3F1 0	RFRE R3	bit is lo	REF 3	se bits Input F 8 kH	are ign requenc z 1Hz	ored.	d to se	lect t			
					freque	ncy. WI R3F2 0 0	R3F1 0 0	RFRE	bit is lo	REF 3	se bits Input F 8 kH: 1.544 M	are ign requence z IHz IHz	ored.	d to se	lect tl			
					freque	ncy. WI R3F2 0 0 0	R3F1 0 0 1	RFRE	bit is lo	REF 3	se bits Input F 8 kH: 1.544 N 2.048 N	are ign requend z 1Hz 1Hz	ored.	d to se	lect t			
					freque	0 0 0 0	R3F1 0 0 1	RFRE R3	bit is lo	REF 3	se bits Input F 8 kH: 1.544 N 2.048 N 4.096 N	are ign requence IHz IHz IHz IHz IHz	ored.	d to se	lect t			
					freque	0 0 0 0 0	R3F1 0 0 1 1 0	RFRE R3	bit is lo	REF 3	se bits Input F 8 kH: 1.544 M 2.048 M 4.096 M	are ign requence t IHz IHz IHz IHz IHz IHz	ored.	d to se	lect t			

Table 25 - Reference Frequency Register (RFR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
•				•											
Bit	N	ame						D	escrip	tion					
8 - 6	R2	F2 - 0	bits		d to s		Bits: W e REF2								
						R2F2	R2F1	R2	:F0	REF 2	Input F	requen	су		
						0	0	(			8 kHz	<u>z</u>			
						0	0	1	1		1.544 N	lHz			
						0	1	(	)		2.048 N	lHz			
						0	1	1	1		4.096 N	lHz			
						1	0	(	)		8.192 N	lHz			
						1	0	1	1	1	16.384 N	ЛHz			
						1	1	(	)		19.44 N	lHz			
						1	1	1	1		Reserv	ed			
5 - 3	R1	F2 - 0	Whe		RFRE	bit of th	Bits ne DPLI hen the							d to se	ect t
						R1F2	R1F1	R1	F0	REF 1	Input F	requen	СУ		
						0	0	(	)		8 kHz	<u>z</u>			
						0	0	1	1		1.544 N	lHz			
						0	1	(	)		2.048 N	lHz			
	1					0	1	1	1		4.096 N	lHz			
			1			1	0	(	)		8.192 N				
						1	0	1	1	1	16.384 N	ЛHz —			
						1	0	1			16.384 N 19.44 N				

Table 25 - Reference Frequency Register (RFR) Bits (continued)

External F Reset Val			ess: 004	1 <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0		
Bit	N:	ame							escrip	otion							
2 - 0	ROI	F2 - 0	Whe	Description  eference 0 Frequency Bits  Then the RFRE bit of the DPLLCR register is high, these bits are used to select the EF0 input frequency. When the RFRE bit is low, these bits are ignored.													
						R0F2	R0F1	R	F0	REF 0	Input F	requen	су				
						0	0		)		8 kH	Z					
						0	0		1		1.544 N	1Hz					
						0	1		)		2.048 N	1Hz					
						0	1		1		4.096 N	1Hz					
						1	0		)		8.192 N	1Hz					
						1	0		1		16.384 ľ	ИНz					
						1	1		)		19.44 N	1Hz					
						1	1		1		Reserv	ed					
						•											

Table 25 - Reference Frequency Register (RFR) Bits (continued)

	Read/W alue: 000	rite Addr )F <sub>H</sub>	ess: 004	7 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0

Bit	Name	Description
15 - 0	LDT15 - 0	Lock Detect Threshold Bits  The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection.  When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks.  When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock.

Note: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference using the following formula:

LDT = 
$$\frac{\text{MAX EXP JITTER (ms)}}{1.52 \text{ (ms)}} \times 2$$

Example: If maximum expected jitter amplitude on 2.048 MHz reference is 10UI (i.e.,  $10 \times 488.2 \text{ ns} = 4882 \text{ ns}$ ) (assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2)  $\times 2 = 642 = 0282_{\text{H}}$ 

Table 26 - Lock Detector Threshold Register (LDTR) Bits

			ess: 004	8 <sub>H</sub>											External Read/Write Address: 0048 <sub>H</sub> Reset Value: 2C00 <sub>H</sub>														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
LDI 15	LDI 14	LDI 13	LDI 12	LDI 11	LDI 10	LDI 9	LDI 8	LDI 7	LDI 6	LDI 5	LDI 4	LDI 3	LDI 2	LDI 1	LDI 0														

Bit	Name	Description
15 - 0	LDI15 - 0	Lock Detector Interval Bits  The binary value of these bits defines the time interval that the output phase detector must be below the lock detect threshold to declare lock. Unsigned representation of the LDI bits is defined in 4 ms intervals.

Table 27 - Lock Detector Interval Register (LDIR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL 12	SRL 11	SRL 10	SRL 9	SRL 8	SRL 7	SRL 6	SRL 5	SRL 4	SRL 3	SRL 2	SRL 1	SRL 0
Bit	N	ame						D	escrip	tion					
15 - 13	Ur	used		erved rmal fu	nctiona	al mode	e, these	bits M	UST be	e set to	zero.				
12 - 0	SRI	_12 - 0	The I	e), whe	alue o	of these phase	bits de represen same	ents dif	ference	betwe	en the			•	

Table 28 - Slew Rate Limit Register (SRLR) Bits

External I			ess: 004	B <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
							ı	1		1		ı	1	1	I
Bit	N	ame		Description											
15 - 8	Un	used		erved ormal fu	nction	al mode	e, these	e bits M	UST be	e set to	zero.				
7	N	/ITR	Whe clock is his caus	cand th gh, MT	oit is lov ne DPL IE circ	L outpu	ut clock n its re	and the	e phas ite and	e offse the pl	t value nase o	is mair ffset va	ntained alue is	. When reset t	ce input this bit to zero, ed input

Table 29 - Reference Change Control Register (RCCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
							•		•			•	•	•	•
Bit	N	ame						D	escrip	tion					
ô <b>-</b> 5	PR	S1 - 0	_		Reference select th				e from	one of	the inp	ut refe	rences.		
			PRS1 PRS0 Preferred Reference S					ence Se	election						
					(	)	0			REI	<del>-</del> 0				
					(	)	1			REI	=1				
					1		0			REI	-2				
				1 1 REF3											
			ines	e bits	select or	ie oi i	ne bre								
		PMS2 - 0						10101100	modes	<b>.</b>					
					PMS2	PN	MS1 0	PMS0		Prefe No	erence I	nce			
					0	PN	MS1 0 0	PMS0 0 1		Prefe No eference of the	Prefere as per PRS1 -	nce the sett 0 bits	ting		
					0 0	PN	MS1 0 0 1	PMS0 0 1		Prefe No eference of the	Prefere as per PRS1 - orce RE	nce the sett 0 bits F0	ting		
					0 0 0	PN	MS1 0 0 1 1 1	PMS0 0 1 0		Prefe No eference of the Fo	Prefere e as per PRS1 - prce RE	nce the sett 0 bits F0	ting		
				-	0 0 0 0	PN	MS1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PMS0 0 1 0 1 0		Prefe No eference of the Fo Fo	Prefere e as per PRS1 - orce RE orce RE	the sett 0 bits F0 F1	ting		
				-	0 0 0	PN	MS1 0 0 1 1 1	PMS0 0 1 0		Prefe No eference of the Fo Fo Fo	Prefere e as per PRS1 - prce RE	the sett 0 bits F0 F1 F2	ting		
· - 0	FD	M1 - 0			0 0 0 0	110	MS1 0 0 1 1 1 0 0 0 - 111	PMS0 0 1 0 1 0	Pre	Prefe No eference of the Fo Fo Fo	Prefere e as per PRS1 - orce RE orce RE orce RE orce RE	the sett 0 bits F0 F1 F2 F3	ting		
l - 0	FD	M1 - 0			0 0 0 1 1	110	MS1 0 0 1 1 1 0 0 0 - 111 L into c	9 0 1 0 1 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0	Pro	Prefe No eference of the Fc Fc Fc Fc	Prefere as per PRS1 - orce RE orce RE orce RE orce RE orce RE	the sett 0 bits F0 F1 F2 F3	ting		
- 0	FD	M1 - 0			0 0 0 1 1 <b>L Mode</b> orce the	110 DPL	0 0 1 1 0 0 0 - 111 L into c	0 1 0 1 0 1 0	Pro	Prefe No eference of the Fc Fc Fc Fc Fc Fc Fc Fre H operation N	Prefere as per PRS1 - prce RE	the sett 0 bits F0 F1 F2 F3	ting		
l - 0	FD	M1 - 0			0 0 0 1 1 L Mode	110	MS1 0 0 1 1 1 0 0 0 - 111 L into c	0 1 0 1 0 1 0	Pro	Prefe No eference of the Fc Fc Fc Fc	Prefere as per PRS1 - pree RE pree RE pree RE pree RE pree RE pree Reserve	the sett 0 bits F0 F1 F2 F3	ting		
1 - 0	FD	M1 - 0			0 0 0 1 1 L Mode force the	110 DPL M1	MS1 0 0 1 1 1 0 0 0 - 111 L into c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Pre	Prefe No eference of the Fc Fc Fc Fc Automat	Prefere as per PRS1 - prce RE prce RE prce RE prce RE prce RE prce RE drce RE prce RE	the sett 0 bits F0 F1 F2 F3	ting		

Table 29 - Reference Change Control Register (RCCR) Bits (continued)

External	l Read	Only Add	ress: 00	4C <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit		lame						г	Descrip	ntion .					
									esci ip	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
15 - 9	U	nused		erved ormal f	unction	al mode	e, thes	se bits a	re zero						
8		SLM	If the	Slew Rate Limiter Status Bit for the device sets this bit to high, the DPLL phase difference between the input and clocks is changing at the slew rate limit defined in the Slew Rate Limit Register (S											
7		LST	If the	cck Status Bit the device sets this bit to high, while the LDTR and LDIR registers are programm operly, the DPLL output clocks are locked to the selected input reference. this bit is low, the DPLL output clocks are not yet locked to the selected input reference.											
6 - 4	RF	RFR2 - 0  Reference Frequency Indicator Bits These bits represent the frequency of the selected reference indicated bits (RES1 - 0) in this register.									ated by	/ the re	ference		
					RFR2	! RFI	R1	RFR0	Freq	uency o	f the Se erence	lected			
					0	0	)	0		8	kHz				
					0	0	)	1		1.54	4 MHz				
					0	1		0		2.04	8 MHz				
					0	1		1		4.09	6 MHz				
					1	0	)	0		8.19	2 MHz				
					1	0	)	1			84 MHz				
					1	1		0			4MHz				
					1	1		1		Res	erved				
3 - 2	RE	S1 - 0	1 - 0 Reference Select Indicator Bits: These bits indicate which one of the four referen inputs (REF0 - 3 pins) is being selected by the device.											ference	
						RES1	RE	S0	Input R	Reference	e in use	)			
						0	(	)		REF 0					
						0	-	1		REF 1					
						1	(	)		REF 2					
						1		1		REF 3					

Table 30 - Reference Change Status Register (RCSR) Bits - Read Only

Externa	al Read	Only Add	dress: 00	4C <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit	N	Name Description													
1 - 0	DP	M1 - 0		L Mod se bits i		te the DI	PLL ope	eration	mode.						
						DPM1	DPM	10	DPLL (	Operatio	n Mode				
					-	0	0			MTIE					
						0	1			Norma					
						1	0			Holdove	er				
						1	1			Freerur	1				

Table 30 - Reference Change Status Register (RCSR) Bits - Read Only (continued)

15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 (	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	0
Bit	Name							Descri	otion					
15 - 4	Unused	· · · · · · · · · · · · · · · · · · ·												
3	LCI	Lock Change Interrupt Bit If the device sets this bit to high, the device lock status has changed.												
2	RCI					terrupt it to hig		selecte	d refere	ence ha	as chan	ged.		
1	HOI	If th	ne de	vice se			high,	the de	vice ha	as ente	ered or	recove	ered fro	m th
0	Unused	holdover/MTIE mode.  Reserved In normal functional mode, these bits is zero.												

Table 31 - Interrupt Register (IR) Bits - Read Only

xternal Reset Va		Write Addro	ess: 006	67 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	1
Bit		Name	Description												
15 - 4	. 1	Unused		Reserved In normal functional mode, these bits MUST be set to zero.											
3		LIM			•	<b>ask Bi</b> t gh, it m		ne lock	status	chang	e interi	upt.			
2		RIM			-	<b>ge Inte</b> gh, it m	-			change	interru	ıpt.			
1		HIM		When this bit is high, it masks the reference change interrupt.  Holdover Interrupt Mask Bit When this bit is high, it masks the holdover entry/exit interrupt.											
0	1	Unused		erved ormal fu	unction	al mod	e, thes	e bits <b>N</b>	//UST	oe set t	o one.				

Table 32 - Interrupt Mask Register (IMR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	1
Bit		Name Description													
15 - 4	ι	Name Description  Unused Reserved In normal functional mode, these bits MUST be set to zero.													
3 - 1	10	CB2 - 1	Wi Re	riting a egister	(IR). T	any bit he Inte	rrupt C	lear R	egister			•	_		
0	ι	Writing a "1" to any bit in this register will clear the corresponding bit in the Interrupt Register (IR). The Interrupt Clear Register is self-clearing, i.e. once it has completed its action, the ICR register bit returns to 0.    Reserved   In normal functional mode, these bits MUST be set to one.													

Table 33 - Interrupt Clear Register (ICR) Bits

External Re	ead Only Addres	s: 0069 <sub>H</sub>										
15 14	4 13	12 11	10	9 8	7	6	5	4	3	2	1	0
R3 R3 FML FM		R3 R2 FU FML	R2 FMU	R2 R2 FL FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit	Name					Descrip	tion					
15	R3FML	f the devi	ce sets th	-period L is bit to hi ılti-Period	gh, the i	nput RE	F3 fails			iod low	er limit	check.
14	R3FMU	If the dev	vice sets	<b>-period U</b> this bit to 10, "Multi-	high, t	he inpu	t REF	3 fails its" on p	the mu	ılti-perio 9)	od upp	er limit
13	R3FL	If the dev	vice sets	le Period this bit to 9, "Values	high, t	ne input	REF				od low	er limit
12	R3FU	If the dev	ice sets	le Period this bit to 9, "Values	high, th	ne input	REF3				od upp	er limit
11	R2FML	If the dev	ice sets tl	-period L nis bit to hi ulti-Period	igh, the i	nput RE	F2 fail		•	iod low	er limit	check.
10	R2FMU	If the dev	vice sets	-period U this bit to 10, "Multi-	high, t	he inpu	t REF				od upp	er limit
9	R2FL	If the dev	vice sets	le Period this bit to 9, "Values	high, t	ne input	REF2				od low	er limit
8	R2FU	If the dev	ice sets	le Period this bit to , "Values	high, th	ne input	REF2				od upp	er limit
7	R1FML	If the dev	ice sets tl	-period L nis bit to hi ulti-Period	igh, the i	nput RE	F1 fail			iod low	er limit	check.
6	R1FMU	If the dev	vice sets	-period U this bit to 10, "Multi-	high, t	he inpu	t REF				od upp	er limit
5	R1FL	If the dev	ice sets	le Period this bit to 9, "Values	high, t	ne input	REF1				od low	er limit

Table 34 - Reference Failure Status Register (RSR) Bits - Read Only

External Re	ead Only Addres	s: 0069 <sub>H</sub>											
15 14	1 13 1	12 11	10	9	8	7	6	5	4	3	2	1	0
R3 R3 FML FM	-	R3 R2 FU FML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit	Name						Descri	ption					
4	R1FU	If the de	Description  eference 1 Single Period Upper Limit Fail Bit the device sets this bit to high, the input REF1 fails the single- neck. (See Table 9, "Values for Single Period Limits" on page 38)							•	od upp	er limit	
3	R0FML	Reference If the dev (See Tab	ice sets	this bi	t to hig	h, the i	nput RE	EF0 fail			iod low	er limit	check.
2	R0FMU	Reference If the de check. (S	vice set	s this	bit to	high, tl	ne inpu	ut REF				od upp	er limit

Table 34 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

check. (See Table 9, "Values for Single Period Limits" on page 38)

check. (See Table 9, "Values for Single Period Limits" on page 38)

If the device sets this bit to high, the input REF0 fails the single-period lower limit

If the device sets this bit to high, the input REF0 fails the single-period upper limit

Reference 0 Single Period Lower Limit Fail Bit

Reference 0 Single Period Upper Limit Fail Bit

R0FL

R0FU

1

0

		ad/Write Ad : 0000 <sub>H</sub>	dress:	006A <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	J R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name							Descri	ption					
15		R3MMI	L	Referen When th REF3.		•					wer lim	it checl	k (or fo	rces pa	ass) for
14		R3MMI	J	Referen When th REF3.		•		•			per lim	it chec	k (or fo	rces pa	ass) for
13		R3ML		Referen When th REF3.		•						nit chec	k (or fo	rces p	ass) for

Table 35 - Reference Mask Register (RMR) Bits

	nal Read/ : Value: 0		dress: 00	06A <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU

Bit	Name	Description
12	R3MU	Reference 3 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF3.
11	R2MML	Reference 2 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2.
10	R2MMU	Reference 2 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2.
9	R2ML	Reference 2 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2.
8	R2MU	Reference 2 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2.
7	R1MML	Reference 1 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1.
6	R1MMU	Reference 1 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1.
5	R1ML	Reference 1 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1.
4	R1MU	Reference 1 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1.
3	ROMML	Reference 0 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF0.
2	ROMMU	Reference 0 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF0.

Table 35 - Reference Mask Register (RMR) Bits (continued)

Bit	Name	Description
1	ROML	Reference 0 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF0.
0	ROMU	Reference 0 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF0.

Table 35 - Reference Mask Register (RMR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
15 - 12	Ur	used	Rese	erved.	In norm	al func	tional	mode, t	hese b	its are	zero.				
11 - 9	R3F	S2 - 0			3 Freque				REF3.	·					
					R3FS2	R3F	S1	R3FS0	R	EF3 Fre	quency	Measur	ement		
					0	0		0			8 kH	z			
					0	0		1			1.544 N	ИHz			
					0	1		0			2.048	ИHz			
					0	1		1			4.096 N	ИHz			
					1	0		0			8.192 N	ИHz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ИHz			
					1	1		1			Reser	ved			

Table 36 - Reference Frequency Status Register (RFSR) Bits - Read only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
3 - 6	R2F	-S2 - 0													EF2.
					R2FS2	R2F	S1	R2FS0	RI	EF 2 Fre	equency	Measu	rement		
					0	0		0			8 kH	Z			
					0	0		1			1.544 N	ИНz			
					0	1		0			2.048 N	ИНz			
					0	1		1			4.096 N	ИНz			
					1	0		0			8.192 N	ИHz			
				1	0		1								
					1	1		0			19.44 N	ИHz			
					1	1		1			Reser	ved			
					R1FS2	R1F	S1	R1FS0	Ь						
					0 0 0 0 1 1 1	0 0 1 1 0 0 1 1		0 1 0 1 0 1 0	K	EF1 FIG	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserv	MHz MHz MHz MHz MHz MHz MHz	rement		
2 - 0	ROF	FS2 - 0	Refe	_	0 0 0 1 1 1 1	0 1 1 0 0 1 1	Statu	0 1 0 1 0 1 0 1 s Bits: 7	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserv	MHz MHz MHz MHz MHz MHz MHz MHz Merceted free	equenc		≣ <b>F</b> 0.
2 - 0	ROF	<del>-</del> S2 - 0	Refe	_	0 0 0 1 1 1 1 1 0 Frequence	0 1 1 0 0 1 1 1	Statu S1	0 1 0 1 0 1 0 1 s Bits: T	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reservence	MHZ	equenc		<b>Ξ</b> F0.
2 - 0	ROF	<del>-</del> S2 - 0	Refe	_	0 0 0 1 1 1 1 0 Frequence	0 1 1 0 0 1 1 1 uency	Statu S1	0 1 0 1 0 1 0 1 s Bits: 1	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reservency 8 kH	MHz	equenc		≣ <b>F</b> 0.
2 - 0	ROF	=S2 - 0	Refe	_	0 0 0 1 1 1 1 0 Frequence	0 1 1 0 0 0 1 1 1 1 ROF-	Statu S1	0 1 0 1 0 1 0 1 s Bits: 7	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserved	MHZ MHZ MHZ MHZ MHZ MHZ MHZ MHZ MHZ Wed  Cected from Measu Z MHZ	equenc		<b>≣</b> F0.
2 - 0	ROF	=S2 - 0	Refe	_	0 0 0 1 1 1 1 0 Frequence 0 0	0 1 1 0 0 1 1 1 R0F 0 0	Statu S1	0 1 0 1 0 1 0 1 s Bits: T	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserved equency 8 kH 1.544 N 2.048 N	MHz MHz MHz MHz MHz MHz MHz MHz MHz Ved Measu Z MHz MHz	equenc		<b>≣</b> F0.
2 - 0	ROF	=S2 - 0	Refe	_	0 0 0 1 1 1 1 1 0 Frequence 0 0 0	0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Statu S1	0 1 0 1 0 1 0 1 s Bits: T	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserved 8 kH 1.544 N 2.048 N 4.096 N	MHZ MHZ MHZ MHZ MHZ MHZ MHZ MHZ Wed  Cetted from Measu Z MHZ MHZ MHZ MHZ	equenc		<b>≣</b> F0.
2 - 0	ROF	=\$2 - 0	Refe	_	0 0 0 1 1 1 1 0 Frequence 0 0 0 0	0 1 1 0 0 1 1 1 ROF 0 0 1 1 1	Statu S1	0 1 0 1 0 1 0 1 s Bits: 7 R0FS0 0 1 0	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserved ort deterved 8 kH 1.544 N 2.048 N 4.096 N 8.192 N	MHZ MHZ MHZ MHZ MHZ MHZ MHZ WHZ MHZ WHZ WHZ MHZ MHZ MHZ MHZ MHZ MHZ	equenc		<b>≣</b> F0.
2 - 0	ROF	=S2 - 0	Refe	_	0 0 0 1 1 1 1 1 0 Frequence 0 0 0	0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Statu S1	0 1 0 1 0 1 0 1 s Bits: T	These b	nits rep	8 kH 1.544 N 2.048 N 4.096 N 8.192 N 16.384 19.44 N Reserved 8 kH 1.544 N 2.048 N 4.096 N	MHZ MHZ MHZ MHZ MHZ MHZ MHZ Wed  Cetted from Measu Z MHZ MHZ MHZ MHZ MHZ MHZ MHZ MHZ MHZ M	equenc		<b>Ξ</b> F0.

Table 36 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

External Re Reset Value	ead/Write Addres e: 0002 <sub>H</sub>	s: 006C <sub>H</sub>										
15 14	13 1	2 11 10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	L 0 0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
Bit	Name					Descri	iption					
15 - 3	Unused	Reserved In normal fund	ctional m	ode, th	nese bit	s MUS	<b>T</b> be se	t to zer	о.			
2 - 0	OJP2 - 0	Output Jitter These bits are noise receive filtering, while performance to	e used to d throug e zero r	contro h the neans	ol the Doutput filter b	pins. T ypass.	he hig	her val	lue (un	nsigned)	mean	s more

Table 37 - Output Jitter Control Register (OJCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Ві	Bit Name Description														
15	- 9		U	nuse	d		Reserved In normal	<b>d</b> function	nal mode	, these b	its MUS	<b>r</b> be set	to zero.		
8 -	6	S	STIN[	n]BC	)2 - C	)	Input Str The binar will be de	ry value	of these	bits refe					•
5 -	4	S	TIN[r	n]SM	P1 -	0	Input Da	ta Samp	ling Poi	nt Selec	tion Bits	3			
							STIN[n]S	SMP1-0	(2.048	Mbps, 4.	npling Poi 096 Mbps streams)		/lbps	(16.38	ing Point 34 Mbps eams)
							00	)		3	3/4 point			2/4	point
							01				1/4 point				
							10	)			2/4 point			4/4	point
											-, . p				F

Table 38 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bi	t		N	lame	<b>.</b>					П	escripti	on			
3 -		S			?3 - C	<u> </u>	nnut Da	ta Rate :	Selection						
J	U	"	, i ii vi	יוטניי		´   •	присъа	ia Naic v		-				7	
									STIN[n][	DR3-0	[	Data Rate	!		
									000	0	Stre	am Unus	sed		
									000	1	2.	048 Mbp	 S	1	
									001	0	4.	096 Mbp	s	-	
								-	001	1		.192 Mbp		1	
								-	010	0		.384 Mbp		1	
								-	0101 -	_		Reserved		1	

Table 38 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits (continued)

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bit		N	Name						Desci	ription				
15 - 12		U	nused		Reserve n norma		nal mod	le, thes	e bits <b>M</b>	IUST be	e set to	zero.		
11 - 9	S	TIN[ı	n]Q3C2	T a	s Ch24	ree bits to 31, C	are use	d to cor 63, Ch9	ntrol ST 16 to 12	7 and C	h192 to	frame 3, 255 for spective	the 2.0	
						STIN[n 2-0	-			Оре	ration			
						0x:	х			normal	operation	n		
						10	0				•	laced by		
						10	1					laced by		
						110	0					laced by		
						11	1	MS	SB of ea	ch chanr	nel is rep	laced by	"1"	
8 - 6	S	TIN[ı	n]Q2C2	T a	s Ch16	ree bits to 23, 0	are use Ch32 to	d to coi 47, Che	ntrol ST 64 to 95	and C	h128 to	frame 2, 191 for spective	the 2.0	
							N[n]Q2C 2-0			Оре	ration			
							0xx			normal	operatio	n		
							100	LS	SB of eac	ch chann	nel is rep	laced by	"0"	
							101	LS	SB of eac	ch chanr	nel is rep	laced by	"1"	
							110	N/I	SP of oo	ch chan	and ic ron	laced by	"O"	
							110	IVI	SD UI Ea	CIT CITATII	iei is iep	naceu by	o	

Table 39 - Stream Input Quadrant Frame Register 0 - 15 (SIQFR0 - 15) Bits

15	14	e: 000	VH 12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]	STIN[n]
				Q3C2	Q3C1	Q3C0	Q2C2	Q2C1	Q2C0	Q1C2	Q1C1	Q1C0	Q0C2	Q0C1	Q0C0
Bi	it			Name						Descr	ription				
5 -				n]Q1C2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<b>.</b>	. =		4 - 1 D'						
Ū	Ü			11] (102	tl a	Quadrant Frame 1 Control Bits these three bits are used to control STi[n]'s quadrant frame 1, which as Ch8 to 15, Ch16 to 31, Ch32 to 63 and Ch64 to 127 for the 2.0 4.096 Mbps, 8.192 Mbps, and 16.384 Mbps modes respectively.  STIN[n]Q1C Operation									
							ST	IN[n]Q10 2-0	Оре	ration					
								0xx			normal	operatio	n		
								100	L	SB of ea	ch chanr	nel is rep	laced by	"0"	
								101		SB of ea					
								110		ISB of ea					
								111	M	ISB of ea	ch chan	nel is rep	placed by	′ "1"	
2 -	0	S	TIN[	n]Q0C2	T a	Quadrant These throus Ch0 to 1.096 Mb	ee bits o 7, C	are use	d to co	ntrol ST 0 to 31	and C	ch0 to	63 for	the 2.0	
							S	TIN[n]Q0 2-0	C		Оре	eration			
								0xx			normal	operatio	n		
								100	L	SB of ea	ch chan	nel is rep	olaced by	′ "0"	
								101	L	SB of ea	ch chan	nel is rep	placed by	/ "1"	
								110	N	ISB of ea	ach chan	nel is re	placed by	/ "O"	
		1						111		ISB of ea					

Table 39 - Stream Input Quadrant Frame Register 0 - 15 (SIQFR0 - 15) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STOHZ [n]A2	STOHZ [n]A1	STOHZ [n]A0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	STO[n] DR3	STO[n] DR2	STO[n] DR1	STO[n] DR0
Bit			Na	ıme						Descri	iption				
15 - 1	2		Uni	used		erved ormal fu	unction	al mode	e, these	bits M	UST be	set to	zero.		
11 - 9	)	ST	OHZ	[n]A2 - (	STC	HZ Ad	ditiona	al Adva	nceme	nt Bits					
		(Vali	d only	for STio0-7	S	TOHZ[n	]A2-0		Additiona 2.048 Mb 8.1		96 Mbps				ancemer streams
						000				0 bit				0 bit	
						001				1/4 bit				2/4 bi	
						010				2/4 bit				4/4 bi	
						011 100				3/4 bit 4/4 bit				Reserv	ed
						101-1				eserved	l				
						101-1	' '		- 1	.csci vcu					
8 - 7		S	ΓO[n	]FA1 - 0	Out	put Str	eam[n	] Fracti	onal A	dvance	ment E	Bits			
		STO[n]FA1 - 0			S	STO[n]F <i>F</i>	A1-0	(2	Adv: .048 Mb 8.192 W		6 Mbps,			Advance 84 Mbps	ment s streams
						00				0				0	
						01			,	1/4 bit				2/4	
						10			:	2/4 bit				Reserv	/ed
						11			;	3/4 bit					
6 - 4	,	STO[n]AD2 - 0				be ad anceme	value d vanced ent.	of these d relativ	bits refere to FF	ers to th Po. The	ne num	ber of b			put streams
3 - 0		ST	O[n]	DR3 - 0	Out	put Da	ta Rate	Select	tion Bit	S					
							S	TIN[n]D	R3 - 0		Da	ata Rate	)		
						0000	)			ed: STio Z driven					
						000	1		2.0	48 Mbp	S				
							0010	)		4.0	96 Mbp	S			
								0011	l		8.1	92 Mbp	S		
								0100	)		16.3	384 Mbp	os		
				1		<u> </u>	0101 - 1				eserved				

Table 40 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits

Externa Reset \			ddres	s: 0300 <sub>F</sub>	- 030F	Н										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0 0 0 ST[n]										
			ı		Daniel Co.											
Bit		Name			Description											
15 - 8	L	Jnused	ŀ	Reser In nor		nction	nal mo	de, thes	se bits N	<b>//UST</b> b	e set to	zero.				
7 - 0		ST[n] RS7 -	0	The bi	tream[n] BER Receive Start Bits the binary value of these bits refers to the input channel in which the BER data starts be compared.											

Table 41 - BER Receiver Start Register [n] (BRSR[n]) Bits

Reset Val	ue: 00	00 <sub>H</sub>			· 032F <sub>H</sub>										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	ST[n] BL8	ST[n] BL7	ST[n] BL6	ST[n] BL5	ST[n] BL4	ST[n] BL3	ST[n] BL2	ST[n] BL1	ST[n] BL0
		Name Description													
Bit		Name													
15 - 9	l	Jnuse	nused Reserved In normal functional mode, these bits MUST be set to zero.												
8 - 0		ST[n] BL8 - (													

Table 42 - BER Receiver Length Register [n] (BRLR[n]) Bits




Table 43 - BER Receiver Control Register [n] (BRCR[n]) Bits

in the IMS Register first.

Note: [n] denotes input stream from 0 - 15

	al Read Value: 0	Address	s: 0360 <sub>H</sub>	- 036F <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14									ST[n] BC4	ST[n] BC3	ST[n] BC2	ST[n] BC1	ST[n] BC0	
Bit		Name Description													
15 - 0		ST[n] C15 - 0	n] Stream[n] BER Count Bits (Read Only)												
Note: [n]	denote	s input s	tream fr	om 0 - 1	5										

Table 44 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

#### **Memory** 24.0

#### 24.1 **Memory Address Mappings**

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM\_L or CM\_H).

MSB (Note 1)				am Add St0 - 31								nnel A (Ch0 -		S	
A13	A12	A11	A10	А9	A8	Stream [n]	Α7	A6	A5	A4	А3	A2	<b>A</b> 1	A0	Channel [n]
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1	0 0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0	Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6 Stream 7 Stream 8 Stream 14 Stream 15	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 	0 0 0 1 1 1 	0 0 1 1 0 0	0 0 0	0 0 0	0 0 1 1 0 0	0 1  0 1 0 1  0 1 	Ch 0 Ch 1 Ch 30 Ch 31 (Note 2) Ch 32 Ch 33 Ch 62 Ch 63 (Note 3) Ch126 Ch 127 (Note 4) .
							1 1	1 1	1 1	1 1	1 1	1 1	1 1	0 1	Ch 254 Ch 255 (Note 5)

- Notes:
  1. A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.
  2. Channels 0 to 31 are used when serial stream is at 2.048 Mbps.
  3. Channels 0 to 63 are used when serial stream is at 4.096 Mbps.
  4. Channels 0 to 127 are used when serial stream is at 8.192 Mbps.
  5. Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

Table 45 - Address Map for Memory Locations (A13 = 1)

#### 24.2 Connection Memory Low (CM\_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 46 on page 79.

15	14 V/ <del>C</del>	13 SSA	12	11	10	9	8	7	6 SCA	5	4	3	2	1	0
UA EN	V/C	4	SSA 3	SSA 2	SSA 1	SSA 0	SCA 7	SCA 6	5 5	SCA 4	SCA 3	SCA 2	SCA 1	SCA 0	=0
Bit	N	lame						[	Descri	ption					
15	U	JAEN	Wh tion Wh	nen thi n mem nen thi	s bit is ory hi s bit is	s low, r gh will s high,	norma be igr switch	l switc nored. n with	h with μ-law/	v Enat out μ-l 'A-law nethod	aw/A-				onnec-
14		V/C	Wh sta Wh var	Variable/Constant Delay Control When this bit is low, the output data for this channel will be taken from constant delay memory. When this bit is set to high, the output data for this channel will be taken from variable delay memory. Note that VAREN must be set in Control Register first.									en from		
13	Ur	nused	Re	serve	<b>d.</b> In n	ormal	functi	onal m	node, 1	these I	bits <b>M</b>	<b>UST</b> b	e set t	o zero	).
12 - 9	SS	SA3 - 0	·												
8 - 1	SC	A7 - 0	Source Channel Address The binary value of these 8 bits represents the input channel number.												
0	CM	MM = 0											Bit13 -		
Note: Fo	r prop	er μ-lav	w/A-law	conve	rsion, t	he CM_	_H bits	should	be set	before	Bit 15 (	UAEN I	bit) is s	et to hi	gh.

Table 46 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 47 on page 80.

Ì	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	UA EN	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1
	Bit		Nam	e						De	scripti	on				
	15		UAE	N	Wh tion Wh	en this n mem nen this	s bit is ory hig s bit is	low, m h will b high, r	essage be igno	e mode red. ge mod	has n le has	io μ-lav μ-law//	A-law c	v conv	ersion.	nly) Connec- nd con-
14	l - 11	ı	Jnus	ed		served normal	-	onal m	ode, th	ese bi	ts MUS	ST be s	set to z	ero.		
10	0 - 3	N	ISG7	- 0	8-b	it data	Data for the modes	e mess	age m	ode. N	ot use	d in the	e per-c	hannel	tristate	e and
2	2 - 1	Р	CC1	- 0			nel Co			rrespo	nding 6	entry's	value (	on the	STio s	tream.
								PC C1	PC C0	С	hannel	Output	Mode			
								0	0	F	Per Cha	annel Tr	istate			
								0	1		Mess	age Mo	ode			
								1	0		BER	Test Mo	ode			
								1	1		Re	eserved				
	0	C	MM	= 1												
No	te: For	prop	er μ-	law/A-	law c	onversi	on, the	CM_H b	its shou	ıld be se	et befor	e Bit 15	(UAEN	bit) is s	et to hig	h.

Table 47 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 1

#### 24.3 Connection Memory High (CM H) Bit Assignment

Connection memory high provides the detailed information required for  $\mu$ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The  $\overline{V}/D$  bit is used to select the class of coding law. If the  $\overline{V}/D$  bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and  $\mu$ -law specifications related to G.711 voice coding. If the  $\overline{V}/D$  bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed.

The ICL, the OCL bits and  $\overline{V}/D$  bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	V/D	ICL 1	ICL 0	OCL 1	OCI 0
Bit	N	lame						l	Descri	ption					
15 - 5	Uı	nused	_	serve norma	ed al functi	onal	mode,	these	bits M	IUST	oe set	to zer	0.		
4		V/D	Wh	en th	ata Colis bit is is bit is	low,									
3 - 2	IC	L1 - 0	Inp	nput Coding Law.  Input Coding Law											
					ICL1-0				Input	Codin	g Law				
					ICL1-0	F	or Voic	e (V/D	bit = 0)	)	For Da	ata (V/D	D bit =	1)	
					00		CCIT	Γ.ITU A	-law			No cod	de		
					01		CCIT	Γ.ITU μ	-law			ABI			
					10			w w/o A			In	verted	ABI		
					11	ħ	น-law w In	o Mag versior			All	Bits Inv	erted		
1 - 0	00	CL1 - 0	Ou	tput	Coding	j Law	,								
					001.4				Outpu	ıt Codi	ng Law	,			
					OCL1-		For Voi	ce (V/C	) bit = (	0)	For Da	ta (V/C	bit =	1)	
					00		CCIT	T.ITU	A-law			No coc	le		
				01			CCIT	T.ITU	μ-law			ABI			
					10			aw w/o			In	verted	ABI		
					11		μ-law ν Ι	w/o Ma nversic		Э	All I	Bits Inv	erted		

Table 48 - Connection Memory High (CM\_H) Bit Assignment

Note 2: Refer to G.711 standard for detail information of different laws.

#### 25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

#### 25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC\_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (e.g.,  $\pm 100$  ppm). For stratum 4E applications a clock oscillator with a tolerance of  $\pm 32$  ppm should be used.

#### 25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 21 on page 82. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 21 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 21 on page 82 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel
Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW
e.g., Fox Electronics - FOXSD/200-2	0 (±50 ppm absolute, ±50 ppm -10°C to 70°C, 20 pF, 30 Ω,

## 25.1.2 External Clock Oscillator

0.5 mW, HC49SD SMT Holder)

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 22 on page 83. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 22 - Clock Oscillator Circuit

For applications requiring ±32 ppm clock accuracy, the following clock oscillator module may be used.

Device Number	Raltron COM2303-20.000
Frequency	20.000 MHz
Tolerance	±30 ppm (-10C to 70C)
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

#### 26.0 DC Parameters

#### **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	$V_{DD\_IO}$	-0.5	5.0	V
2	Core Supply Voltage	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I_3V</sub>	-0.5	V <sub>DD</sub> + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	$V_{I\_5V}$	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Io		15	mA
6	Package Power Dissipation	P <sub>D</sub>		1.5	W
7	Storage Temperature	T <sub>S</sub>	- 55	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

#### Recommended Operating Conditions - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply	$V_{DD\_IO}$	3.0	3.3	3.6	V
3	Positive Supply	$V_{DD\_CORE}$	1.71	1.8	1.89	V
4	Input Voltage	V <sub>I</sub>	0	3.3	$V_{DD\_IO}$	V
5	Input Voltage on 5 V-Tolerant Inputs	V <sub>I_5V</sub>	0	5.0	5.5	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# $\textbf{DC Electrical Characteristics}^{\dagger} \textbf{ -} \textbf{ Voltages are with respect to ground (V}_{SS}) \textbf{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Current - V <sub>DD_CORE</sub>	I <sub>DD_CORE</sub>			150	mA	
2	Supply Current - V <sub>DD_IO</sub>	I <sub>DD_IO</sub>			45	mA	$C_L = 30 \text{ pF}$
3	Input High Voltage	$V_{IH}$	2.0			V	
4	Input Low Voltage	$V_{IL}$			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I <sub>IL</sub> I <sub>BL</sub>			5 5	μA μA	0≤ <v<sub>IN≤V<sub>DD_IO</sub> See Note 1</v<sub>
6	Weak Pullup Current	I <sub>PU</sub>		-33		μΑ	Input at 0 V
7	Weak Pulldown Current	$I_{PD}$		33		μΑ	Input at V <sub>DD_IO</sub>
8	Input Pin Capacitance	C <sub>I</sub>		3		pF	
9	Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = 10 mA
10	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 10 mA
11	Output High Impedance Leakage	I <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD</sub>
12	Output Pin Capacitance	Co		5	10	pF	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

<sup>\*</sup> Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage  $(V_{IN})$ .

#### 27.0 AC Parameters

## AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	$V_{CT}$	0.5 V <sub>DD_IO</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7 V <sub>DD_IO</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3 V <sub>DD_IO</sub>	V	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 23 - Timing Parameter Measurement Voltage Levels

#### AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	$R/\overline{W}$ setup to $\overline{DS}$ falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
7	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
8	Address hold after DS rising	t <sub>AH</sub>	0			ns	
9	Data setup to DTA Low	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
10	Data hold after DS rising	t <sub>DH</sub>	7			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to

discharge  $C_L$ .

A delay of 500  $\mu$ s to  $\underline{2}$  ms (see Section 17.2 on page 40) must be applied before the first microprocessor access is Note 2: performed after the RESET pin is set high.




Figure 24 - Motorola Non-Multiplexed Bus Timing - Read Access

#### AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	Data setup to DS falling	t <sub>DS</sub>	0			ns	$C_L = 50 \text{ pF}$
7	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
8	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
9	Address hold after DS rising	t <sub>AH</sub>	0			ns	
10	Data hold from DS rising	t <sub>DH</sub>	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of  $500 \mu s$  to 2 ms (see Section 17.2 on page 40) must be applied before the first microprocessor access is performed after the  $\overline{\text{RESET}}$  pin is set high.




Figure 25 - Motorola Non-Multiplexed Bus Timing - Write Access

#### AC Electrical Characteristics - Intel Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	RD setup to CS falling	t <sub>RS</sub>	10			ns	
3	WR setup to CS falling	t <sub>WS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	RD hold after CS rising	t <sub>RH</sub>	0			ns	
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	Address hold after CS rising	t <sub>AH</sub>	0			ns	
8	Data setup to RDY high	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
9	Data hold after CS rising	t <sub>DH</sub>	7			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to

discharge  $C_L$ .

A delay of 500  $\mu$ s to  $\underline{2}$  ms (see Section 17.2 on page 40) must be applied before the first microprocessor access is performed after the RESET pin is set high.




Figure 26 - Intel Non-Multiplexed Bus Timing - Read Access

#### AC Electrical Characteristics - Intel Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	WR setup to CS falling	t <sub>WS</sub>	10			ns	
3	RD setup to CS falling	t <sub>RS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	Data setup to CS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	RD hold after CS rising	t <sub>RH</sub>	0			ns	
8	Address hold after CS rising	t <sub>AH</sub>	10			ns	
9	Data hold after CS rising	t <sub>DH</sub>	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to

discharge  $C_L$ . A delay of 500  $\mu$ s to 2 ms (Section 17.2 on page 40) must be applied before the first microprocessor access is performed after the RESET pin is set high.




Figure 27 - Intel Non-Multiplexed Bus Timing - Write Access

# AC Electrical Characteristics $^{\dagger}$ - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	100			ns	
2	TCK Clock Pulse Width High	t <sub>TCKH</sub>	20			ns	
3	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	20			ns	
4	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
5	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
6	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
7	TDi Input Hold Time	t <sub>TDIH</sub>	60			ns	
8	TDo Output Delay	t <sub>TDOD</sub>			30	ns	$C_{L} = 30 \text{ pF}$
9	TRST pulse width	t <sub>TRSTW</sub>	200			ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 28 - JTAG Test Port Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes <sup>†</sup>
1	Input frequency accuracy		-32		32	ppm	Stratum 4E
			-100		100	ppm	Extended Stratum 4E
2	Duty cycle		40		60	%	1
3	Input rise or fall time	$t_{IR,}t_{IF}$			3	ns	17

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

## AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	20			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	20			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	55	61	67	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	27		34	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	45			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	45			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	110	122	135	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	55		69	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	110			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	110			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	220	244	270	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	110		135	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 29 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 30 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

# AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIS2</sub> t <sub>SIS4</sub> t <sub>SIS8</sub> t <sub>SIS16</sub>	5 5 5			ns ns ns ns	
2	STi Hold Time 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIH2</sub> t <sub>SIH4</sub> t <sub>SIH8</sub> t <sub>SIH16</sub>	8 8 8			ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 31 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 32 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 33 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 34 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

# AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Output Timing

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C <sub>L</sub> = 30 pF
	@2.048 Mbps @4.096 Mbps @8.192 Mbps	t <sub>SOD2</sub>	1 1		8 8 8	ns ns ns	Master Mode
	@16.384 Mbps	t <sub>SOD16</sub>	1		8	ns	
	@2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	0 0 0 0		6 6 6	ns ns ns ns	Multiplied Slave Mode
	@2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	-6 -6 -6		0 0 0	ns ns ns ns	Divided Slave Mode

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 35 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 36 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

## AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Output Tristate Timing

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions <sup>*</sup>
1	STio Delay - Active to High-Z	t <sub>DZ</sub>	-2		8	ns	Master Mode
	·		-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t <sub>ZD</sub>	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay - High-Z to Active	t <sub>ZD_ODE</sub>			77	ns	Master or Multiplied Slave Mode
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	
	CKi @ 16.384 MHz				77	ns	
4	Output Drive Enable (ODE) Delay	t <sub>DZ_ODE</sub>					Master or
	- Active to High-Z				77	ns	Multiplied Slave Mode
						ns	
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138		
	CKi @ 16.384 MHz				77		

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>\*</sup> Test condition is  $R_L = 1$  k,  $C_L = 30$  pF; high impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel the time taken to discharge  $C_L$ .




Figure 37 - Serial Output and External Control




Figure 38 - Output Drive Enable (ODE)

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

#### AC Electrical Characteristics - Slave Mode Input/Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave Mode	<sup>t</sup> FBOS	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave Mode	<sup>t</sup> FBOS	2		10	ns	Input reference jitter is equal to zero.




Figure 39 - Input and Output Frame Boundary Offset




Figure 40 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	117		127	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	239	244	249	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	117		127	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

# AC Electrical Characteristics $^{\dagger}$ - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	97		146	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	218	244	270	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	97		146	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 41 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	56		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	117	122	127	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	56		66	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	56		66	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

# AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	46		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	106	122	148	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	46		87	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	46		66	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 42 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	56	61	66	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	25		36	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	25		36	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

# AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	47	61	76	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	17		43	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	17		43	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 43 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	10		18	ns	$C_L = 30 pF$
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	12		21	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	27	30.5	34	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	12		19	ns	$C_L = 30 \text{ pF}$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		19	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

# AC Electrical Characteristics $^{\dagger}$ - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	12		19	ns	$C_L = 30 pF$
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	12		19	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	17	30.5	44	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	5		29	ns	$C_L = 30 \text{ pF}$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		18	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 44 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

#### AC Electrical Characteristics<sup>†</sup> - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	645	648	650	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	320	324	327	ns	$C_L = 30 pF$
3	CKo4 Output Low Time	t <sub>CKL4</sub>	320	324	327	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

# AC Electrical Characteristics<sup>†</sup> - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	485	488	492	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	241	244	247	ns	$C_L = 30 \text{ pF}$
3	CKo4 Output Low Time	t <sub>CKL4</sub>	241	244	247	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 45 - CKo5 Timing Diagram (19.44 MHz)

## AC Electrical Characteristics<sup>†</sup> - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Unit.s	Notes
1	FPo5 Output Pulse Width	t <sub>FPW5</sub>	49	51	55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t <sub>FODF5</sub>	22	25	28	ns	$C_L = 30 \text{ pF}$
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t <sub>FODR5</sub>	21	25	32	ns	
4	CKo5 Output Clock Period	t <sub>CKP5</sub>	50	51	53	ns	
5	CKo5 Output High Time	t <sub>CKH5</sub>	23	25	27	ns	
6	CKo5 Output Low Time	t <sub>CKL5</sub>	24	25	28	ns	
7	CKo5 Output Rise/Fall Time	t <sub>rCK5</sub> , t <sub>fCK5</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.

# AC Electrical Characteristics<sup>†</sup> - REF0-3 Reference Input to CKo Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	Minimum Input Pulse Width High or Low	t <sub>RPMIN</sub>	16		ns	1,2,3,16
2	Input Rise or Fall Time	t <sub>IR</sub> , (or t <sub>IF</sub> )		5	ns	
3	REF input to CKo0 output delay (no input jitter) REF @ 8 kHz, 2.048, 4.096, 8.192, 16.384 MHz REF @ 1.544 MHz REF @ 19.44 MHz	t <sub>RD</sub>	-7 6 -10	0 15 -2	ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 111.




Figure 46 - REF0 - 3 Reference Input/Output Timing

## AC Electrical Characteristics<sup>†</sup> - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes†
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,17
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-4	0	ns	
4	CKo0 to CKo4 (1.544 MHz/2.048 MHz) delay CKo4 @ 1.544 MHz CKo4 @ 2.048 MHz	t <sub>C4D</sub>	-12 -2	-7 3	ns ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t <sub>C5D</sub>	6	12	ns	

## AC Electrical Characteristics $^{\dagger}$ - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes†
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,17
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-2	2	ns	

## AC Electrical Characteristics<sup>†</sup> - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes†
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,17
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-1	3	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 47 - Output Timing (ST-BUS Format)

# **DPLL Performance Characteristics**<sup>†</sup> - Accuracy & Switching

	Characteristics	Min.	Max.	Units	Conditions/ Notes <sup>†</sup>
1	Freerun Accuracy	-0.003	0	ppm	1,5,7
2	Initial Holdover Frequency Stability	-0.03	0.03	ppm	1,4,8
3	Pull-in/Hold-in Range (Stratum 4E)	-260	260	ppm	1,3,7,9
4	Reference Far Hysteresis Limit (Stratum 4E)	-82.5	82.5	ppm	1,3,7,9,13
5	Reference Near Hysteresis Limit (Stratum 4E)	-64.5	64.5	ppm	
6	Reference Far Hysteresis Limit (Extended Stratum 4E)	-248	248	ppm	1,3,7,9,14
7	Reference Near Hysteresis Limit (Extended Stratum 4E)	-242	242	ppm	
8	Output phase continuity for reference switch <sup>1</sup>		31	ns	12
9	Normal output phase alignment speed (phase slope)		56	μs/s	10
10	Normal phase lock time <sup>2</sup>		75	s	1,3,7,9,10

<sup>1.</sup> Reference switching to normal, holdover, or freerun mode

<sup>2. -32</sup> to +32 ppm locking

<sup>†</sup> See "Performance Characteristics Notes" on page 111.

#### DPLL Performance Characteristics† - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ. <sup>‡</sup>	Units	Conditions/Notes†
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,16
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.


<sup>‡</sup> See "Performance Characteristics Notes" on page 111.


#### **Performance Characteristics Notes**

- † Characteristics are over recommended operating conditions unless otherwise stated.
- ‡ Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- 1. Jitter on master clock input (XIN) is 100ps pp or less.
- 2. Jitter on reference input (REF0-3) is 2 ns pp or less.
- 3. Normal Mode selected.
- 4. Holdover Mode selected.
- 5. Freerun Mode selected.
- 6. Jitter is measured without an output filter.
- 7. Accuracy of master clock input (XIN) is 0 ppm.
- 8. Accuracy of master clock input (XIN) is 100 ppm.
- 9. Capture range is programmed to +/-260 ppm; inaccuracy of XIN shifts this range.
- 10. Phase alignment speed (phase slope) is programmed to 7 ns/125  $\mu s$ .
- 11. Fast lock is enabled.
- 12. Any input reference switch or state switch (i.e. REF0 to REF3, Normal to Holdover, etc.).
- 13. Auto-holdover is programmed to 240 ppm & 250 ppm.
- 14. Input signal at 80% of jitter tolerance level.
- 15. Input at 1.544 MHz or 2.048 MHz; output at 1.544 MHz or 2.048 MHz.
- 16. 30 pF load on output pin.
- 17. Larger rise and fall times may increase the output intrinsic jitter amplitude.


#### TOP VIEW

#### BOTTOM VIEW





DIMENSION	MIN	MAX
Α	1.42	1.80
A1	0.30	0.50
A2	0.85	REF
D	16.80	17.20
D1	14.80	15.20
E	16.80	17.20
E1	14.80	15.20
b	0.40	0.60
е	1.	00
N		56
Conform	s to JEDEC	MS-034



#### NOTES: -


- 1. Controlling dimensions are in MM.
- 2. Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink Semiconductor 2003 All rights reserved.						
ISSUE	1					
ACN	214440					
DATE	26June03					
APPRD.						



	rackage code ( )
Previous package codes	Package Outline for 256ball BGA 17x17x1.61mm
	GPD00842

Packago Codo



	Control D	imensions		Altern. Dimensions			
C bal	in milli						
Symbol				in inches			
	MIN	MAX		MIN	MAX		
Α	_	1.60		_	0.063		
A1	0.05	0.15		0.002	0.006		
A2	1.35	1.45	0.053		0.057		
D	30.00	BSC		1.181 BSC			
D1	28.00	BSC		1.102 BSC			
E	30.00	BSC		1.181 BSC			
E1	28.00	BSC		1.102 BSC			
L	0.45	0.75		0.018	0.029		
е	0.40	BSC		0.016 BSC			
b	٥.13	0.23		0.005	0.009		
С	0.09	0.20		0.003	0.008		
	Pin features						
N	256						
ND	64						
NE	64						
NOTE	SQUARE						

Conforms to JEDEC MS-026 BJC Iss. D

#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension  $E1/4 \times D1/4$  from the index corner
- 2. All dimensioning and tolerancing conform to ANSI Y14.5—1982.
- 3. Dimensions D1 and E1 do not include mold protrusion allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 4. "N" is the total number of terminals
- 5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
- 6. Dimension b does not include Dambar protrusion.
- 7. Controlling Dimensions are in Millimeter
- 8. At is defined as the distance from the seating plane to the lowest point of the package body

© Zarlink Semiconductor 2003 All rights reserved.			eserved.				Package Code Q C
ISSUE	1	2	3	4		Previous package codes	Package Outline for 256 lead
ACN	214172	214382			ZARLINK SEMICONDUCTOR		LQFP (28 x 28 x 1.4mm) 2.0mm Footprint
DATE	27Mar03	12June03					
APPRD.							GPD0083/



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE