Power Supply Supervisory/ Over and Undervoltage Protection Circuit

The MC3425 is a power supply supervisory circuit containing all the necessary functions required to monitor over and undervoltage fault conditions. These integrated circuits contain dedicated over and undervoltage sensing channels with independently programmable time delays. The overvoltage channel has a high current Drive Output for use in conjunction with an external SCR Crowbar for shutdown. The undervoltage channel input comparator has hysteresis which is externally programmable, and an open–collector output for fault indication.

- Dedicated Over and Undervoltage Sensing
- Programmable Hysteresis of Undervoltage Comparator
- Internal 2.5 V Reference
- 300 mA Overvoltage Drive Output
- 30 mA Undervoltage Indicator Output
- Programmable Time Delays
- 4.5 V to 40 V Operation

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	40	Vdc
Comparator Input Voltage Range (Note 1)	VIR	-0.3 to +40	Vdc
Drive Output Short Circuit Current	I _{OS(DRV)}	Internally Limited	mA
Indicator Output Voltage	V _{IND}	0 to 40	Vdc
Indicator Output Sink Current	I _{IND}	30	mA
Power Dissipation and Thermal Characteristics Maximum Power Dissipation @ T _A = 70°C Thermal Resistance, Junction–to–Air	P _D R _{θJA}	1000 80	mW °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: 1. The input signal voltage should not be allowed to go negative by more than 300 mV or positive by more than 40 V, independent of V_{CC} , without device destruction.

Simplified Application

Overvoltage Crowbar Protection, Undervoltage Indication



MC3425

POWER SUPPLY SUPERVISORY/ OVER AND UNDERVOLTAGE PROTECTION CIRCUIT

SEMICONDUCTOR TECHNICAL DATA



PLASTIC PACKAGE CASE 626

PIN CONNECTIONS



ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC3425P1	$T_A = 0^\circ$ to +70°C	Plastic DIP

ELECTRICAL CHARACTERISTICS	$(4.5 \text{ V} \le \text{V}_{CC} \le 40 \text{ V}; \text{T}_{A} = \text{T}_{low} \text{ to } \text{T}_{high} \text{ [Note 2], unless otherwise noted.)}$
-----------------------------------	---

Characteristics	Symbol	Min	Тур	Мах	Unit
REFERENCE SECTION	I		l		
Sense Trip Voltage (Referenced Voltage)	V _{Sense}				Vdc
$V_{CC} = 15 V$ $T_A = 25^{\circ}C$ T_{low} to T_{high} (Note 2)		2.4 2.33	2.5 2.5	2.6 2.63	
Line Regulation of V _{Sense} $4.5 \text{ V} \le \text{V}_{CC} \le 40 \text{ V}; \text{ T}_{\text{J}} = 25^{\circ}\text{C}$	Reg _{line}	-	7.0	15	mV
Power Supply Voltage Operating Range	V _{CC}	4.5	-	40	Vdc
Power Supply Current $V_{CC} = 40 \text{ V}; T_A = 25^{\circ}\text{C}; \text{ No Output Loads}$ O.V. Sense (Pin 3) = 0 V; U.V. Sense (Pin 4) = V _{CC}	I _{CC(off)}	_	8.5	10	mA
O.V. Sense (Pin 3) = V_{CC} ; U.V. Sense (Pin 4) = 0 V	I _{CC(on)}	-	16.5	19	mA
INPUT SECTION					
Input Bias Current, O.V. and U.V. Sense	I _{IB}	-	1.0	2.0	μA
Hysteresis Activation Voltage, U.V. Sense	V _{H(act)}				V
$V_{CC} = 15 V, T_A = 25^{\circ}C,$ $T_H = 10\%$		_	0.6	_	
I _H = 90%		-	0.8	-	
Hysteresis Current, U.V. Sense V_{CC} = 15 V; T _A = 25°C; U.V. Sense (Pin 4) = 2.5 V	Iн	9.0	12.5	16	μA
Delay Pin Voltage (I _{DLY} = 0 mA)				0.5	V
Low State		– Vcc–0.5	0.2 Vcc-0.15	0.5	
Delay Pin Source Current $V_{CC} = 15 V; V_{DLY} = 0 V$	IDLY(source)	140	200	260	μA
Delay Pin Sink Current $V_{CC} = 15 V; V_{DLY} = 2.5V$	I _{DLY(sink)}	1.8	3.0	_	mA
OUTPUT SECTION	L.			1	1
Drive Output Peak Current ($T_A = 25^{\circ}C$)	I _{DRV(peak)}	200	300	-	mA
Drive Output Voltage I_{DRV} = 100 mA; T _A = 25° C	V _{OH(DRV)}	V _{CC} -2.5	V _{CC} -2.0	-	V
Drive Output Leakage Current V _{DRV} = 0 V	I _{DRV(leak)}	-	15	200	nA
Drive Output Current Slew Rate ($T_A = 25^{\circ}C$)	di/dt	-	2.0	-	A/μs
Drive Output V _{CC} Transient Rejection V _{CC} = 0 V to 15 V at dV/dt = 200 V μ s; O.V. Sense (Pin 3) = 0 V; T _A = 25°C	I _{DRV(trans)}	_	1.0	-	mA (Peak)
Indicator Output Saturation Voltage $I_{IND} = 30 \text{ mA}; T_A = 25^{\circ}\text{C}$	V _{IND(sat)}	-	560	800	mV
Indicator Output Leakage Current V _{OH(IND)} = 40 V	I _{IND(leak)}	_	25	200	nA
Output Comparator Threshold Voltage (Note 3)	V _{th(OC)}	2.33	2.5	2.63	V
Propagation Delay Time $(V_{CC} = 15 \text{ V}; T_A = 25^{\circ}\text{C})$ Input to Drive Output or Indicator Output 100 mV Overdrive, $C_{DLY} = 0 \mu\text{F}$	^t PLH(IN/OUT)	_	1.7	_	μs
Input to Delay 2.5 V Overdrive (0 V to 5.0 V Step)	t _{PLH(IN//DLY)}	_	700	_	ns

NOTES: 2. T_{low} to $T_{high} = 0^{\circ}$ to +70°C 3. The V_{th(OC)} limits are approximately the V_{Sense} limits over the applicable temperature range.





APPLICATIONS INFORMATION



t_{DLY} = 12500 C_{DLY}

Figure 11. Overvoltage Protection and Undervoltage Fault Indication with Programmable Delay











Figure 13. Overvoltage Audio Alarm Circuit

CIRCUIT DESCRIPTION

The MC3425 is a power supply supervisory circuit containing all the necessary functions required to monitor over and undervoltage fault conditions. The block diagram is shown below in Figure 15. The Overvoltage (O.V.) and Undervoltage (U.V.) Input Comparators are both referenced to an internal 2.5 V regulator. The U.V. Input Comparator has a feedback activated 12.5 μ A current sink (I_H) which is used for programming the input hysteresis voltage (V_H). The source resistance feeding this input (R_H) determines the amount of hysteresis voltage by V_H = I_HR_H = 12.5 × 10⁻⁶ R_H.

Separate Delay pins (O.V. DLY, U.V. DLY.) are provided for each channel to independently delay the Drive and Indicator outputs, thus providing greater input noise immunity. The two Delay pins are essentially the outputs of the respective input comparators, and provide a constant current source, $I_{DLY(source)}$, of typically 200 µA when the noninverting input voltage is greater than the inverting input level. A capacitor connected from these Delay pins to ground, will establish a predictable delay time (t_{DLY}) for the Drive and Indicator outputs. The Delay pins are internally connected to the noninverting inputs of the O.V. and U.V. Output Comparators, which are referenced to the internal 2.5 V regulator. Therefore, delay time (t_{DLY}) is based on the constant current source, $I_{DLY(source)}$, charging the external delay capacitor (C_{DLY}) to 2.5 V.

$$t_{DLY} = \frac{V_{ref} C_{DLY}}{I_{DLY(source)}} = \frac{2.5 C_{DLY}}{200 \ \mu A} = 12500 \ C_{DLY}$$

Figure 5 provides C_{DLY} values for a wide range of time delays. The Delay pins are pulled low when the respective input comparator's noninverting input is less than the inverting input. The sink current, $I_{DLY(sink)}$, capability of the Delay pins is ≥ 1.8 mA and is much greater than the typical 200 μ A source current, thus enabling a relatively fast delay capacitor discharge time.

The Overvoltage Drive Output is a current–limited emitter–follower capable of sourcing 300 mA at a turn–on slew rate at 2.0 A/ μ s, ideal for driving "Crowbar" SCR's. The Undervoltage Indicator Output is an open–collector, NPN transistor, capable of sinking 30 mA to provide sufficient drive for LED's, small relays or shut–down circuitry. These current capabilities apply to both channels operating simultaneously, providing device power dissipation limits are not exceeded.

The MC3425 has an internal 2.5 V bandgap reference regulator with an accuracy of $\pm 4.0\%$ for the basic device.



Note: All voltages and currents are nominal.

Figure 15. Representative Block Diagram

CROWBAR SCR CONSIDERATIONS

Referring to Figure 16, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, Cout. This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 16A, the supply's input filter capacitors. This surge current is illustrated in Figure 17, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or I²t. The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt

As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading. Since the anode current flows through this turned–on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities – depending on the severity of the occasion.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center–gate–fire SCR has more di/dt capability than a corner–gate–fire type, and heavily overdriving (3 to 5 times I_{GT}) the SCR gate with a fast < 1.0 µs rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be 200 A/µs, assuming a gate current of five times I_{GT} and < 1.0 µs rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 18. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.



(B) SCR Across Output of Regulator



*Needed if supply is not current limited.

Figure 16. Typical Crowbar Circuit Configurations



Figure 17. Crowbar SCR Surge Current Waveform

2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance – see Figure 18) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the DC power supply.



R & L EMPIRICALLY DETERMINED!

Figure 18. Circuit Elements Affecting SCR Surge & di/dt

UNDERVOLTAGE SENSING

An undervoltage sense circuit with hysteresis may be designed, as shown in Figure 11, using the following equations:

R1 =
$$\frac{V_{CCU} - V_{CC1}}{12.5 \,\mu A}$$

R2 = $\frac{2.5 \,R1}{V_{CC1} - 2.5}$

where: V_{CCU} is the designed upper trip point (output indicator goes off) V_{CC1} is the lower trip point (output indicator goes on)

A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 16A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I^2t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 16B.

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

Device	I _{RMS}	I _{TSM}
MCR310 Series	10 A	100 A
MCR16 Series	16 A	150 A
MCR25 Series	25 A	300 A
2N6501 Series	25 A	300 A
MCR69 Series	25 A	750 A
MCR264 Series	40 A	400 A
MCR265 Series	55 A	550 A

PACKAGE DIMENSIONS

P1 SUFFIX PLASTIC PACKAGE CASE 626-05 ISSUE L



NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
С	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
н	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
Μ		10°		10°
Ν	0.76	1.01	0.030	0.040

Notes

Notes

ON Semiconductor and **O** are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

- EUROPE: LDC for ON Semiconductor European Support
- German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon–Fri 12:00pm to 5:00pm GMT)
- English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com

Toll–Free from Mexico: Dial 01–800–288–2872 for Access – then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.