

**1.1 Scope.**

This specification covers the device requirements for a hybrid quad 12-bit voltage output D/A converter with double buffered latches.

**1.2 Part Number.**

The complete part number per Table 1 of this specification is as follows:

| Device | Part Number  |
|--------|--------------|
| -1     | AD390SD/883B |
| -2     | AD390TD/883B |

**1.2.3 Case Outline.**

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-28.

**1.3 Absolute Maximum Ratings.** ( $T_A = +25^\circ\text{C}$  unless otherwise noted)

|  |                 |
|--|-----------------|
| +V <sub>S</sub> to DGND                              | 0 to +18V       |
| -V <sub>S</sub> to DGND                              | 0 to -18V       |
| Digital Inputs (Pins 1-12, 23-28) to DGND            | -1.0V to +7V    |
| Ref In to DGND                                       | $\pm V_S$       |
| AGND to DGND   | $\pm 0.6V$      |
| Analog Outputs (Pins 16, 18-21)                      | Infinite        |
| Short to AGND or DGND, Momentary Shorts to $\pm V_S$ |                 |
| Storage Temperature Range                            | -65°C to +150°C |
| Lead Temperature (Soldering 10sec)                   | +300°C          |

**1.5 Thermal Characteristics.**

Thermal Resistance  $\theta_{JC} = 8^\circ\text{C/W}$   
 $\theta_{JA} = 25^\circ\text{C/W}$

# AD390 — SPECIFICATIONS

| Test   | Symbol             | Device            | Design Limit<br>@ +25°C<br>(-55°C to<br>+125°C) | Sub<br>Group<br>1 | Sub<br>Group<br>2, 3 | Sub<br>Group<br>4 | Test Condition <sup>1</sup>   | Units                    |
|--|--------------------|-------------------|---|-------------------|----------------------|-------------------|---|--------------------------|
| Data Input Voltage High<br>End Point Electrical                      | V <sub>IH</sub>    | -1, 2<br>-1, 2    | 2.0(2.0)<br>5.5(5.5)                            | 2.0               |                      | 2.0               | Test Limits Apply to<br>Pins 1-12. Design<br>Limits Apply to<br>Pins 23-28.                                   | V min<br>V max<br>V min  |
| Data Input Voltage Low<br>End Point Electrical                       | V <sub>IL</sub>    | -1, 2<br>-1, 2    | 0.0(0.0)<br>0.8(0.8)                            | 0.8               |                      | 0.8               | Test Limits Apply to<br>Pins 1-12. Design<br>Limits Apply to<br>Pins 23-28.                                   | V min<br>V max<br>V max  |
| Input Current High<br>End Point Electrical                           | I <sub>IH</sub>    | -1, 2<br>-1, 2    | 1200 (1200)                                     | 1200              |                      |                   | Test Limits Apply to<br>Pins 1-12. Design Limits<br>Apply to Pins 23-28,<br>Except for Pin 24<br>Which is 3X. | μA max                   |
| Input Current Low<br>End Point Electrical                            | I <sub>IL</sub>    | -1, 2<br>-1, 2    | 400 (400)                                       | 400               |                      |                   |   | μA max                   |
| Output Voltage Range   | V <sub>OUT</sub>   | -1, 2             | 10(10)<br>10(10)                                |                   |                      | 10<br>10          |   | + V max<br>- V min       |
| Output Current Range   | I <sub>OR</sub>    | -1, 2             | 5(5)  |                   |                      |                   | @ ± 10V Output  | mA min                   |
| Gain Error<br>End Point Electrical                                   | A <sub>E</sub>     | -1<br>-2<br>-1, 2 | 0.1<br>0.05                                     | 0.1<br>0.2        |                      | 0.05              | With External<br>+ 10,000 Ref   | ± % FSR max <sup>2</sup> |
| Gain Error Temperature<br>Coefficient                                | TC <sub>AE</sub>   | -1<br>-2          | (40)<br>(20)                                    |                   |                      |                   | With Internal<br>Reference  | ± ppm/°C max             |
|  |                    | -1<br>-2          | (10)<br>(5)                                     |                   | 10<br>5              |                   | With External<br>Reference  | ± ppm/°C max             |
| Offset Error<br>End Point Electrical                                 | V <sub>OS</sub>    | -1<br>-2<br>-1, 2 | 0.05<br>0.025                                   | 0.05<br>0.1       |                      | 0.025             |   | ± % FSR max              |
| Bipolar Zero Temperature<br>Coefficient                              | TC <sub>BPZ</sub>  | -1<br>-2          | (10)<br>(5)                                     |                   | 10<br>5              |                   | V <sub>BPFS</sub> = ± 10V   | ± ppm/°C max             |
| Differential Linearity <sup>3</sup><br>Error<br>End Point Electrical | DLE                | -1<br>-2<br>-1, 2 | 3/4<br>1/2                                      | 3/4<br>1          |                      | 1/2               |   | ± LSB max                |
| Linearity Error <sup>4</sup><br>End Point Electrical                 | LE                 | -1<br>-2<br>-1, 2 | 3/4<br>1/2                                      | 3/4<br>1          |                      | 1/2               |   | ± LSB max                |
| Linearity Error<br>Temperature Coefficient                           | TC <sub>LE</sub>   | -1<br>-2          | (3/4)<br>(1/2)                                  |                   | 3/4<br>1/2           |                   |   | ± LSB max                |
| Positive Summation Error<br>End Point Electrical                     | E <sub>PE</sub>    | -1<br>-2<br>-1, 2 | 3/4<br>1/2                                      | 3/4<br>1          |                      | 1/2               |   | ± LSB max                |
| Negative Summation Error<br>End Point Electrical                     | E <sub>NE</sub>    | -1<br>-2<br>-1, 2 | 3/4<br>1/2                                      | 3/4<br>1          |                      | 1/2               |   | ± LSB max                |
| Reference Output   | REF <sub>OUT</sub> | -1, 2             | 9.997<br>10.003                                 | 9.997<br>10.003   |                      |                   | R <sub>L</sub> = 6.8kΩ  | V min<br>V max           |
| Power Supply Voltages <sup>3</sup>                                   | V <sub>S</sub>     | -1, 2<br>-1, 2    | 13.5<br>16.5                                    |                   |                      |                   |   | ± V min<br>± V max       |

Table 1. (Continued on next page)

REV. C

| Test  | Symbol                             | Device   | Design Limit<br>@ +25°C<br>(-55°C to<br>+125°C) | Sub<br>Group<br>1 | Sub<br>Group<br>2, 3 | Sub<br>Group<br>4 | Test Condition <sup>1</sup>    | Units                |
|---|------------------------------------|----------|---|-------------------|----------------------|-------------------|--------------------------------|----------------------|
| Power Supply Currents   | I <sub>EE</sub><br>I <sub>CC</sub> | -1, 2    | 100<br>35                                       | 100<br>35         | 120<br>35            |                   | No Load                        | - mA max<br>+ mA max |
| Power Supply Gain<br>Sensitivity Delta Gain/<br>Delta V <sub>S</sub> (+V <sub>S</sub> and -V <sub>S</sub> ) | PSRR                               | -1, 2    | 0.0067  |                   |                      | 0.0067            | Input Bits =<br>1111 1111 1111 | ± % FS/%             |
| Timing Specifications<br>Chip Select<br>Pulse Width   | t <sub>AW</sub>                    | -1<br>-2 | 100   |                   |                      |                   | See Figure 2                   | ns min               |
| Address Select<br>Low Time  | t <sub>WP</sub>                    | -1<br>-2 | 100   |                   |                      |                   | See Figure 2                   | ns min               |
| Data Valid Before<br>A0 Rising Edge   | t <sub>OW</sub>                    | -1<br>-2 | 50  |                   |                      |                   | See Figure 2                   | ns min               |
| Data Valid After<br>A0 Rising Edge  | t <sub>DH</sub>                    | -1<br>-2 | 10  |                   |                      |                   | See Figure 2                   | ns min               |
| Chip Select Valid<br>Before A1 Low  | t <sub>AS</sub>                    | -1<br>-2 | 0   |                   |                      |                   | See Figure 2                   | ns min               |
| Output Voltage<br>Settling Time   | t <sub>SETT</sub>                  | -1<br>-2 | 8   |                   |                      |                   | See Figure 2                   | μs max               |

### NOTES

<sup>1</sup>T<sub>A</sub> = +25°C and ±V<sub>S</sub> = ±15V unless otherwise specified.

AD390 can be used with supplies as low as ±11.4V (see AD390 commercial data sheet).

<sup>2</sup>FSR means Full-Scale Range and is equal to 20V for a ±10V bipolar range.


<sup>3</sup>Monotonicity is tested for over the full military temperature.

<sup>4</sup>Integral Nonlinearity is a measure of the maximum deviation from a straight line passing through the end points of the transfer function.


Table 1.

## 3.2.1 Functional Block Diagram and Terminal Assignments.

### Top View



### DH-28 Package




# AD390

## 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (1).

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




| CS1 | CS2 | CS3 | CS4 | A1 | A0 | Operation                              |
|-----|-----|-----|-----|----|----|--|
| 1   | 1   | 1   | 1   | X  | X  | No Operation                           |
| X   | X   | X   | X   | 1  | 1  | No Operation                           |
| 0   | 1   | 1   | 1   | 1  | 0  | Enable 1st rank of DAC 1               |
| 1   | 0   | 1   | 1   | 1  | 0  | Enable 1st rank of DAC 2               |
| 1   | 1   | 0   | 1   | 1  | 0  | Enable 1st rank of DAC 3               |
| 1   | 1   | 1   | 0   | 1  | 0  | Enable 1st rank of DAC 4               |
| 0   | 1   | 1   | 1   | 0  | 1  | Load DAC 1 second rank from first rank |
| 1   | 0   | 1   | 1   | 0  | 1  | Load DAC 2 second rank from first rank |
| 1   | 1   | 0   | 1   | 0  | 1  | Load DAC 3 second rank from first rank |
| 1   | 1   | 1   | 0   | 0  | 1  | Load DAC 4 second rank from first rank |
| 0   | 0   | 0   | 0   | 0  | 0  | All latches transparent                |

Table 2. AD390 Truth Table

| Digital Input Code | Analog Output Voltage        |
|--------------------|------------------------------|
| 0000 0000 0000     | -10.000V - Full Scale        |
| 0100 0000 0000     | -5.000V - 1/2 Scale          |
| 1000 0000 0000     | 0.000V Zero                  |
| 1000 0000 0001     | +4.88mV +1LSB                |
| 1100 0000 0000     | +5.000V +1/2 Scale           |
| 1111 1111 1111     | +9.9951V + Full Scale - 1LSB |

Table 3. AD390 Analog Output vs. Digital Input ( $\pm V$  Scale)

Write Cycle #1 (Load First Rank from Data Bus;  $\overline{A1} = 1$ )



Write Cycle #2 (Load Second Rank from First Rank;  $\overline{A0} = 1$ )




Figure 1. Timing Diagram