# COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road, Notristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

### 6510 MICROPROCESSOR WITH I/O

#### DESCRIPTION

The 6510 is a low-cost microprocessor capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0001 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.

The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

#### FEATURES OF THE 6510...

- 8-Bit Bi-Directional I/O Port
- Single +5 volt supply
- HMOS, silicon gate, depletion load technology
- · Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz and 3 MHz operation
- Use with any type or speed memory
- 4 MHz operation availability expected in 1986.
- Also available in two phase clock input format.


### PIN CONFIGURATION

					_
	RES	1		40	Ø <sub>2</sub> OUT
	Ø1 IN	2		39	R/W
	IRQ	3		38	DB <sub>0</sub>
	AEC	4		37	$DB_1$
	VCC	5		36	DB <sub>2</sub>
	A <sub>0</sub>	6		35	DB <sub>3</sub>
	$A_1$	7		34	DB₄
	$A_2$	8		33	DB <sub>5</sub>
	A <sub>3</sub>	9	. 6510	32	$DB_6$ .
	$A_4$	10	6510	31	DB <sub>7</sub>
	A <sub>5</sub>	11	11	30	P <sub>0</sub>
	A <sub>6</sub>	12		29	. P₁
	A <sub>7</sub>	13		28	P <sub>2</sub>
•	A <sub>8</sub>	! 14		27	· P <sub>3</sub>
	A <sub>9</sub>	15		26	P <sub>4</sub>
;	A <sub>10</sub>	16		25	P <sub>5</sub>
	A <sub>11</sub>	17		24	P <sub>6</sub>
	A <sub>12</sub>	18		23	P <sub>7</sub>
	A <sub>13</sub>	19		22	A <sub>13</sub>
i	v <sub>ss</sub>	20		· 21	A <sub>14</sub>
					,

2/86

COMMODORE SEMICONDUCTOR 73

DE 2294173 0000035 4



#### 6510 CHARACTERISTICS

### **MAXIMUM RATINGS**

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V <sub>CC</sub>	-0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	-0.3 to + 7.0	Vdc ·
OPERATING TEMPERATURE	TA	0 to + 70	°C
STORAGE TEMPERATURE	TSTG	-55 to + 150	°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

## ELECTRICAL CHARACTERISTICS (Vcc = 5.0V $\pm$ 5%, Vss = 0, TA = 0° to + 70°C)

CHARACTERISTIC	SYMBOL	· MIN.	TYP.	MAX.	UNIT
Input High Voltage  Ø <sub>1</sub> , Ø <sub>2(in)</sub> Input High Voltage  RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data	VIH	Vcc - 0.2 Vss + 2.0	<u> </u>	Vcc + 1.0V —	Vdc Vdc
Input Low Voltage  Ø <sub>1</sub> , Ø <sub>2(in)</sub> RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data	VIL	Vss - 0.3 /	<u>-</u>	Vss + 0.2 Vss + 0.8	Vdc ·
Input Leakage Current (Vin = 0 to 5.25V, Vcc = 5.25V) Logic Ø <sub>1</sub> , Ø <sub>2(in)</sub>	lin	<u>-</u>	<u>-</u>	2.5 100	μΑ μΑ
Three State (Off State) Input Current (Vin = 0.4 to 2.4V, Vcc = 5.25V)  Data Lines	ITSI	–	_	10	ДA
Output High Voltage (IOH = -100µAdc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	voн	Vss + 2.4	_	<del></del>	Vdc
Out Low Voltage (I <sub>OL</sub> = 1.6mAdc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	VOL		_	Vss + 0.5	Vdc
Power Supply Current	ICC	_	_	130	mA
Capacitance $V_{in} = 0$ , $T_A = 25^{\circ}$ C, $f = 1$ MHz) Logic, $P_0$ - $P_7$	C C <sub>in</sub>	_	_	10	pF
Data A0-A15, R/W Ø <sub>1</sub> Ø <sub>2</sub>	C <sub>out</sub> C <b>⊘</b> ₁ C <b>⊘</b> ₂	- - -	  30 50	15 12 50 80	

TIMING FOR READING DATA FROM MEMORY OR PERIPHERALS

0.8 V

TAES

0.8 V

Two Phase Clock Input Format

TAED


0.8 V

Internal Clock Format

TAED

0.8 V

枆



**73C** 00039

T-49-17-06

### **AC CHARACTERISTICS**

1 MHz TIMING

2 MHz TIMING

**3 MHz TIMING** 

ELECTRICAL CHARACTERISTICS (VCC = 5V  $\pm$  5%, VSS = 0V, T<sub>A</sub> = 0° -70°C) Minimum Clock Frequency = 50 KHz

#### **CLOCK TIMING**

	_
CHARACTERISTIC	_
Cycle Time	
Clock Pulse Width Ø1 (Measured at VCC-0.2V) Ø2	
Fall Time, Rise Time (Measured from 0.2V to VCC-0.2V	1
Delay Time between Clocks (Measured at 0.2V)	

SYMBOL	MIN.	TYP.	MAX.
TCYC	1000	_	
PWHØ1 PWHØ2	430 470	1 1	<u> </u>
T <sub>F</sub> , T <sub>R</sub>	_	-	25
T <sub>D</sub>	0	-	

		•
MIN.	TYP.	MAX.
500	-	
215 235	<u> </u>	_
_	_	15
0	_	_

	MIN.	TYP.	MAX.	UNITS
	333	_	-	ns
Γ	150 160	1 1	_	ns ns
			15	ns
	0	_	-	ns

### READING/WRITE TIMING (LOAD=1 TTL)

CHARACTERISTIC		l
Read/Write Setup Time from 6510		
Address Setup Time from 6510		
Memory Read Access Time	İ	
Data Stability Time Period		
Data Hold Time-Read		
Data Hold Time-Write		
Data Setup Time from 6510		
Address Hold Time		
R/W Hold Time		
Delay Time, Ø2 negative transition to Peripheral Data valid		
Peripheral Data Setup Time		
Address Enable Setup Time		•
Data Enable Setup Time		
Address Disable Hold Time*		
Data Disable Hold Time*		
Peripheral Data Hold Time		

SYMBOL	MIN.	TYP.	MAX.
TRWS	_	100	300
TADS	1	100	300
TACC	-		575
TDSU	100	_	
THR	10	_	
THW	10	30	
TMDS		150	200
ТНА	10	30	
THRW	10	30	
TPDW			1
TPDSU	300		<u> </u>
TAES	-	<u> </u>	75
TDES	<b> </b> -	_	120
TAED		_	120
TDED	_	_	130
TPDH		<u> </u>	<u> </u>

MIN.	TYP.	MAX.
-	100	150
	100	150
-	<b>-</b>	300
60	_	_
10	_	-
10	30	
_	75	100
10	30	
10	30	
_	-	150
150	-	
_	Ī-	75
-	_	120
_	_	120
_		130
20	T -	

MĮN.	TYP.	MAX.	UNITS
-	100	110	ns
	100	125	ns
_	_	170	ns
40	-	_	ns
10	_		ns
10	30	_	ns
_	75	90	ns
10	30	_	ns
10	30		ns
_	_	125	ns
100	T -	T -	ns
_	T-	75	ns
-	_	120	กร
-	-	120	ns
_	_	130	ns
10		<u> </u>	ns,

<sup>\*</sup>Note - 1 TTL Load, CL=30 pF

2294173 0000040 8

SIGNAL DESCRIPTION

Clocks  $(\emptyset_1, \emptyset_2)$ 

The 6510 requires either a two phase non-overlapping clock that runs at the Vcc voltage level, or an external control for the internal clock generator.

Address Bus (A<sub>0</sub>-A<sub>15</sub>)

The three state outputs are TTL compatible, capable of driving one standard TTL-load and 130 pf.

Data Bus (D<sub>0</sub>-D<sub>7</sub>)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The micorprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

### Address Enable Control (AEC)

The Address Bus, R/W, and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a highimpedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (Po-P7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

٠.

COMMODORE SEMICONDUCTOR 73

DE 2294173 0000041 0

### ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING - In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative, addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is — 128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

## INSTRUCTION SET — ALPHABETIC SEQUENCE

ADS	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
~,,,,	The state of the s

Shill left One Bit (Memory or Accumulator) ASL

Branch on Carry Clear BCC Branch on Carry Set BCS

Branch on Result Zero BEQ Test Bits in Memory with Accumulator Branch on Result Minus BIT

вмі Branch on Result not Zero Branch on Result Plus BNE

Force Break BRK

Branch on Overflow Clear BVC Branch on Overflow Set BVS

Clear Carry Flag Clear Decimal Mode CLC CLD

Clear Interrupt Disable Bit Clear Overflow Flag

Compare Memory and Accumulator CMP Compare Memory and Index X CPX Compare Memory and Index Y CPY

Decrement Memory by One DEC Decrement Index X by One DEX Decrement Index Y by One DEY

"Exclusive or" Memory with Accumulator EOR

Increment Memory by One Increment Index X by One INC INX

increment index Y by One INY

Jump to New Location **JMP** Jump to New Location Saving Return Address

Load Accumulator with Memory LDA

Load Index X with Memory Load Index Y with Memory LDX

Shift One Bit Right (Memory or Accumulator) LSR

NOP No Operation

"OR" Memory with Accumulator ORA

Push Accumulator on Stack PHA Push Processor Status on Stack PHP Pull Accumulator from Stack Pull Processor Status from Stack PLP

Rotate One Bit Left (Memory or Accumulator) ROL Rotate One Bit Right (Memory or Accumulator) ROR

Return from interrupt Return from Subroutine RTS

Subtract Memory from Accumulator with Borrow SBC

Set Carry Flag SEC Set Decimal Mode SED

Set Interrupt Disable Status SEL Store Accumulator in Memory STA

Store Index X in Memory Store Index Y in Memory

Transfer Accumulator to Index X TAX Transfer Accumulator to Index Y TAY Transfer Stack Pointer to Index X TSX

Transfer Index X to Accumulator Transfer Index X to Stack Register

**TXS** Transfer Index Y to Accumulator

ADD 1 TO "N" IF PAGE BOUNDRY IS CROSSED ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE

 $x \rightarrow s$ 

9

CARRY NOT-BORROW IF IN DECIMAL MODE Z FLAG IS INVALIÓ ACCUMULATORI MUST BE CHECKED FOR ZERO RESULT INDEX X

ACCUMULATOR MEMORY PER EFFECTIVE ADDRESS MEMORY PER STACK POINTER Ms

A00 SUBTRACT

OR

EXCLUSIVE OR MEMORY BIT 7 MEMORY BIT 6

NO CYCLES NO BYTES

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes

### **APPLICATIONS NOTES**

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.