PD57030
PD57030S

RF POWER TRANSISTORS
The LdmoST Plastic FAMILY

N-CHANNEL ENHANCEMENT-MODE LATERAL MOSFETs

- EXCELLENT THERMAL STABILITY
- COMMON SOURCE CONFIGURATION
- P_{OUT} = 30 W with 14 dB gain @ 945 MHz / 28V
- NEW RF PLASTIC PACKAGE



PowerSO-10RF
(formed lead)

ORDER CODE	BRANDING
PD57030	PD57030



PowerSO-10RF
(straight lead)

ORDER CODE	BRANDING
PD57030S	PD57030S

DESCRIPTION

The PD57030 is a common source N-Channel, enhancement-mode lateral Field-Effect RF power transistor. It is designed for high gain, broad band commercial and industrial applications. It operates at 28 V in common source mode at frequencies up to 1 GHz.

PD57030 boasts the excellent gain, linearity and reliability of ST's latest LDMOS technology mounted in the first true SMD plastic RF power package, PowerSO-10RF. PD57030's superior linearity performance makes it an ideal solution for base station applications.

The PowerSO-10 plastic package, designed to offer high reliability, is the first ST JEDEC approved, high power SMD package. It has been specially optimized for RF needs and offers excellent RF performances and ease of assembly.

Mounting recommendations are available in ***www.st.com/rf/*** *(look for application note AN1294)*

ABSOLUTE MAXIMUM RATINGS (T_{CASE} = 25 °C)

Symbol	Parameter	Value	Unit
$V_{(BR)DSS}$	Drain-Source Voltage	65	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current	4	A
P_{DISS}	Power Dissipation (@ Tc = 70 °C)	52.8	W
T_j	Max. Operating Junction Temperature	165	°C
T_{STG}	Storage Temperature	-65 to +150	°C

THERMAL DATA

$R_{th(j-c)}$	Junction -Case Thermal Resistance	1.8	°C/W

ELECTRICAL SPECIFICATION (T_{CASE} = 25 °C)

STATIC

Symbol	Test Conditions			Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	V_{GS} = 0 V	I_{DS} = 10mA		65			V
I_{DSS}	V_{GS} = 0 V	V_{DS} = 28 V				1	µA
I_{GSS}	V_{GS} = 20 V	V_{DS} = 0 V				1	µA
$V_{GS(Q)}$	V_{DS} = 28 V	I_D = 50 mA		2.0		5.0	V
$V_{DS(ON)}$	V_{GS} = 10 V	I_D = 3 A			1.3		V
g_{FS}	V_{DS} = 10 V	I_D = 3A			1.8		mho
C_{ISS}	V_{GS} = 0 V	V_{DS} = 28 V	f = 1 MHz		57		pF
C_{OSS}	V_{GS} = 0 V	V_{DS} = 28 V	f = 1 MHz		30		pF
C_{RSS}	V_{GS} = 0 V	V_{DS} = 28V	f = 1 MHz		2.3		pF

DYNAMIC

Symbol	Test Conditions	Min.	Typ.	Max.	Unit
P_{OUT}	V_{DS} = 28V I_{DQ} = 50 mA f = 945 MHz	30			W
G_P	V_{DS} = 28V I_{DQ} = 50 mA P_{OUT} = 30 W f = 945 MHz	13	14		dB
η_D	V_{DS} = 28V I_{DQ} = 50 mA P_{OUT} = 30 W f = 945 MHz	45	53		%
Load mismatch	V_{DS} = 28V I_{DQ} = 50 mA P_{OUT} = 30 W f = 945 MHz ALL PHASE ANGLES	10:1			VSWR





IMPEDANCE DATA

PD57030S

FREQ. MHz	Z_{IN} (Ω)	Z_{DL}(Ω)
925	0.929 - j 0.315	2.60 + j 1.45
945	0.809 - j 0.085	2.46 + j 0.492
960	0.763 - j 0.428	2.35 + j 0.591

TYPICAL PERFORMANCE

Capacitances vs.Drain Voltage



Drain Current vs Gate-Source Voltage



Gate-Source Voltage vs Case Temperature



TYPICAL PERFORMANCE (PD57030S)

Output Power vs Input Power



Input Return Loss vs Output Power



Power Gain vs Output Power



Efficiency vs. Output Power



Output Power vs Bias Current



Efficiency vs Bias Current



TYPICAL PERFORMANCE (PD57030S)

Output Power vs Drain Voltage



Efficiency vs Drain Voltage



Output Power vs Gate-Source Voltage



TEST CIRCUIT SCHEMATIC



TEST CIRCUIT COMPONENT PART LIST

COMPONENT	DESCRIPTION
C1, C8, C9, C13	47pF ATC 100B SURFACE MOUNT CERAMIC CHIP CAPACITOR
C2, C7	0.8-8.0pF GIGA TRIM VARIABLE CAPACITOR
C3, C4, C5, C6	7.5pF ATC 100B SURFACE MOUNT CERAMIC CHIP CAPACITOR
C10	1000pF ATC 100B SURFACE MOUNT CERAMIC CHIP CAPACITOR
C11, C15	0.1µF / 500V SURFACE MOUNT CERAMIC CHIP CAPACITOR
C12	10µF / 50V ALUMINUM ELECTROLYTIC RADIAL LEAD CAPACITOR
C14	100pF ATC 100B SURFACE MOUNT CERAMIC CHIP CAPACITOR
C16	220µF / 63V ALUMINUM ELECTROLYTIC RADIAL LEAD CAPACITOR
R1	18KΩ, 1W SURFACE MOUNT CHIP RESISTOR
R2	4.7MΩ, 1W SURFACE MOUNT CHIP RESISTOR
R3	120Ω, 2W SURFACE MOUNT CHIP RESISTOR
FB1, FB2	SHIELD BEAD SURFACE MOUNT EMI
L1, L2	INDUCTOR, 5TURNS AIR WOUND #22AWG, ID=0.059[1.49], NYLON COATED MAGNET WIRE

TEST CIRCUIT



TEST CIRCUIT PHOTOMASTER