



## 8-BIT ADDRESSABLE LATCHES

### GENERAL DESCRIPTION

The MMC 4099 and MMC 4599 are 8 bit addressable latches. Data is entered in serial form when the appropriate latch is addressed (via address pins A0, A1, A2), and write disable is in the low state.

Chip enable must be high for writing into MMC 4599. For the MMC 4599 the data pin is a bidirectional data port and for the MMC 4099 the input is a unidirectional write only port.

The Write/Read line controls this port in the MMC 4599.

The data is presented in parallel at the output of the eight latches independently of the state of Write Disable, Write/Read or Chip Enable.

A Master Reset capability is available on both parts.

### FEATURES

- Serial Data Input
- Parallel Output
- Low Input Capacitance 5.0 pF typical
- Master Reset
- Noise Immunity 45% of  $V_{DD}$  typical
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low Power TTL Loads, One Low Power Schottky TTL Load or Two HTL Loads over the Rated Temperature Range

### ABSOLUTE MAXIMUM RATINGS

$V_{DD}^*$	Supply voltage: G and H types	-0.5 to	20	V
	E and F types	-0.5 to	18	V
$V_i$	Input voltage	-0.5 to	$V_{DD}+0.5$	V
$I_i$	DC input current (any one input)		$\pm 10$	mA
$P_{tot}$	Total power dissipation (per package)		200	mW
	Dissipation per output transistor for $T_A =$ full package-temperature range		100	mW
$T_A$	Operating temperature: G and H types	-55 to	125	°C
	E and F types	-40 to	85	°C
$T_{stg}$	Storage temperature	-65 to	150	°C


\* All voltage values are referred to  $V_{SS}$  pin voltage

### RECOMMENDED OPERATING CONDITIONS


$V_{DD}^*$	Supply voltage: G and H types	3 to	18	V
	E and F types	3 to	15	V
$V_i$	Input voltage	0 to	$V_{DD}$	V
$T_A$	Operating temperature: G and H types	-55 to	125	°C
	E and F types	-40 to	85	°C

### CONNECTION DIAGRAMS


MMC 4099




MMC 4599



**FUNCTIONAL DIAGRAM - MMC 4099**



**TIMING DIAGRAM - MMC 4099**




**TRUTH TABLE - MMC 4099**

Write Disable	Reset	Addressed Latch	Unaddressed Latch
0	0	Data	$Q_n$ *
0	1	Data	Reset
1	0	$Q_n$ *	$Q_n$ *
1	1	Reset	Reset

\*  $Q_n$  is previous state of latch

**FUNCTIONAL DIAGRAM - MMC 4599**





**TRUTH TABLE - MMC 4599**

Chip Enable	Write/Read	Write Disable	Reset	Addressed Latch	Unaddressed Latch	Data Pin
0	X	X	0	*	*	Z
1	1	0	0	Data	*	Input
1	1	1	0	*	*	Z
1	0	X	0	*	*	Q <sub>n</sub>
X	X	X	1	0	0	Z/O

X = Don't care  
 \* = No change in state of latch  
 Z = High impedance  
 Q<sub>n</sub> = State of addressed latch

**TIMING DIAGRAM - MMC4599**



NOTE: 1. Invalid Data Output  
2. Reset in LOW State

**STATIC ELECTRICAL CHARACTERISTICS**

(over recommended operating conditions)

PARAMETER		TEST CONDITIONS				VALUES						UNIT	
		V <sub>I</sub> (V)	V <sub>O</sub> (V)	I <sub>O</sub>   ( $\mu$ A)	V <sub>DD</sub> (V)	T <sub>LOW</sub>		25°C			T <sub>HIGH</sub>		
						min.	max.	min.	typ	max.	min.		max.
I <sub>L</sub> —Quiescent current	G, H types	0/ 5			5		5		0.04	5		150	$\mu$ A
		0/10			10		10		0.04	10		300	
		0/15			15		20		0.04	20		600	
		0/20			20		100		0.08	100		3000	
	E, F types	0/ 5			5		20		0.04	20		150	
		0/10			10		40		0.04	40		300	
	0/15			15		80		0.04	80		600		
V <sub>OH</sub> —Output high voltage		0/ 5 0/10 0/15		< 1 < 1 < 1	5 10 15	4.95 9.95 14.95		4.95 9.95 14.95			4.95 9.95 14.95		V
V <sub>OL</sub> —Output low voltage		5 /0 10/0 15/0		< 1 < 1 < 1	5 10 15		0.05 0.05 0.05			0.05 0.05 0.05	0.05 0.05 0.05		V
V <sub>IH</sub> —Input high voltage			0.5/4.5 1/9 1.5/13.5	< 1 < 1 < 1	5 10 15	3.5 7 11		3.5 7 11			3.5 7 11		V
V <sub>IL</sub> —Input low voltage			4.5/0.5 9/1 13.5/1.5	< 1 < 1 < 1	5 10 15		1.5 3 4			1.5 3 4	1.5 3 4		V
I <sub>OH</sub> —Output drive current	G, H types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15		mA
		0/ 5	4.6		5	-0.64		-0.51	-1		-0.36		
		0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
		0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
	E, F types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1		
		0/ 5	4.6		5	-0.52		-0.44	-1		-0.36		
	0/10	9.5		10	-1.3		-1.1	-2.6		-0.9			
	0/15	13.5		15	-3.6		-3.0	-6.8		-2.4			
I <sub>OL</sub> —Output sink current	G, H types	0/ 5	0.4		5	0.64		0.51	1		0.36		mA
		0/10	0.5		10	1.6		1.3	2.6		0.9		
		0/15	1.5		15	4.2		3.4	6.8		2.4		
	E, F types	0/ 5	0.4		5	0.52		0.44	1		0.36		
		0/10	0.5		10	1.3		1.1	2.6		0.9		
		0/15	1.5		15	3.6		3.0	6.8		2.4		
I <sub>IH</sub> I <sub>IL</sub> —Input leakage current	G, H types	0/18	Any input		18		$\pm 0.1$		$\pm 10^{-5}$	$\pm 0.1$		$\pm 1$	$\mu$ A
	E, F types	0/15			15		$\pm 0.3$		$\pm 10^{-5}$	$\pm 0.3$		$\pm 1$	
I <sub>OH</sub> 3—state output	G, H types	0/18	0/18		18		$\pm 0.4$		$\pm 10^{-4}$	$\pm 0.4$		$\pm 12$	$\mu$ A
	E, F types	0/15	0/15		15		$\pm 1.0$		$\pm 10^{-4}$	$\pm 1.0$		$\pm 7.5$	

**STATIC ELECTRICAL CHARACTERISTICS**

PARAMETER	TEST CONDITIONS				VALUES						UNIT	
	V <sub>I</sub> (V)	V <sub>O</sub> (V)	I <sub>O</sub> ( $\mu$ A)	V <sub>DD</sub> (V)	T <sub>LOW</sub>		25°C			T <sub>HIGH</sub>		
					min.	max.	min.	typ.	max.	min.		max.
C <sub>in</sub> Input Capacitance (Data pin)								15.0	22.5			pF
C <sub>I</sub> Input capacitance		Any input						5	7.5			pF

\* T<sub>LOW</sub> = -55°C for G, H devices; -40°C for E, F devices.

\* T<sub>HIGH</sub> = +125°C for G, H devices; +85°C for E, F devices.

The Noise Margin for both "1" and "0" level is:

1 V min. with V<sub>DD</sub> = 5 V

2 V min. with V<sub>DD</sub> = 10 V

2.5 V min. with V<sub>DD</sub> = 15 V

**DYNAMIC ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25°C; C<sub>I</sub> = 50 pF; R<sub>L</sub> = 200 K; all inputs rise and fall times = 20 ns)

CHARACTERISTICS		V <sub>DD</sub> Vdc	Min.	Typ.	Max.	Unit
t <sub>TLH</sub>	Output Rise and Fall Time t <sub>TLH</sub> , t <sub>THL</sub> = (1.35ns/pF) C <sub>L</sub> +32ns	5.0		100	200	ns
		10		50	100	
		15		40	80	
t <sub>THL</sub>	t <sub>TLH</sub> , t <sub>THL</sub> = (0.6ns/pF) C <sub>L</sub> + 20ns t <sub>TLH</sub> , t <sub>THL</sub> = (1.4ns/pF) C <sub>L</sub> + 20ns	5.0				
		10				
		15				
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Time Data to Output	5.0		200	400	ns
		10		75	150	
		15		50	100	
	Write Disable to Output	5.0		200	400	ns
		10		80	160	
		15		80	120	
	Reset to Output	5.0		175	360	ns
		10		80	160	
		15		65	130	
	Address, CE to Output	5.0		225	450	ns
		10		100	200	
		15		75	150	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Time MMC 4599 only Chip Enable, Write/Read to Data	5.0		200	400	ns
		10		80	160	
		15		65	130	
	Address to Data	5.0		200	400	ns
		10		90	180	
		15		75	150	

CHARACTERISTICS		V <sub>DD</sub> Vdc	Min.	Typ.	Max.	Unit
t <sub>WH</sub> t <sub>WL</sub>	Minimum Pulse Widths Data	5.0	200	100		ns
		10	100	50		
		15	80	40		
	Address	5.0	400	200		ns
		10	200	100		
		15	125	65		
	Reset	5.0	150	75		ns
		10	75	40		
		15	50	25		
	Write Disable	5.0	320	160		ns
		10	160	80		
		15	120	60		
t <sub>SU</sub>	Set Up Time Data	5.0	100	50		ns
		10	50	25		
		15	35	20		
t <sub>H</sub>	Hold Time Data	5.0	150	75		ns
		10	75	40		
		15	50	25		