

LH5P8129

PRELIMINARY

**CMOS 1M (128K × 8)
CS-Control Pseudo-Static RAM**

FEATURES

- 131,072 × 8 bit organization
- Access times (MAX.): 60/80/100 ns
- Cycle times (MIN.): 100/130/160 ns
- Power consumption:
Operating: 572/440/358 mW (MAX.)
Standby: 275 μW (MAX.) in self-refresh mode
- CS Control Type
CS Standby Mode Available
- TTL compatible I/O
- Available for auto-refresh and self-refresh modes
- 512 refresh cycles/8 ms
- Packages:
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, 8 × 20 mm² TSOP (Type I)
(normal and reverse bend pins)

DESCRIPTION

The LH5P8129 is a 1M bit Pseudo-Static RAM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

A PSRAM uses on-chip refresh circuitry with a DRAM memory cell for pseudo static operation which eliminates external clock inputs, while considering the pinout compatibility with industry standard SRAMs. The advantage is the cost savings realized with the lower cost PSRAM.

The LH5P8129 PSRAM has the ability to fill the gap between DRAM and SRAM by offering low cost, low power standby and a simple interface.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. Pin Connections for TSOP Packages

TRUTH TABLE

CE	CS	OE	R/W	RFSH	A ₀ - A ₁₆	I/O ₁ - I/O ₈	MODE
L	H	L	H	H	VX	D _{OUT}	Read
L	H	X	L	H	VX	D _{IN}	Write
L	H	H	H	H	VX	High-Z	CE only refresh
L	L	X	X	X	X	High-Z	CS standby
H	X	X	X	L	X	High-Z	Auto/Self refresh
H	X	X	X	H	X	High-Z	Standby

NOTES:

H = High at V_{IN} = V_{CC} + 0.3 V to V_{IH} (MIN.)

L = Low at V_{IN} = V_{IL} (MAX.) to -1.0 V

X = Don't care at V_{CC} + 0.3 V to -1.0 V

VX = Input when CE = L, then Don't Care




Figure 3. LH5P8129 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₆	Address input
R/W	Read/Write input
\overline{OE}	Output Enable input
\overline{CE}	Chip Enable input

SIGNAL	PIN NAME
CS	Chip Select input
\overline{RFSH}	Refresh input
I/O ₀ - I/O ₇	Data input/output

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Applied voltage on any pins	V_T	-1.0 to +7.0	V	1
Operating temperature	T_{opr}	0 to +70	°C	
Storage temperature	T_{stg}	-55 to +150	°C	
Output short circuit current	I_o	50	mA	
Power consumption	P_D	600	mW	

NOTE:

- The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS ($T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input voltage	V_{IH}	2.4		$V_{CC} + 0.3$	V
	V_{IL}	-1.0		0.8	V

CAPACITANCE ($T_A = 0$ to +70°C, $f = 1$ MHz, $V_{CC} = 5.0$ V ± 10%)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input capacitance	$A_0 - A_{16}$	C_{IN1}	8	pF
	R/W, \overline{OE}	C_{IN2}	5	pF
	\overline{CE} , CS	C_{IN3}	5	pF
	\overline{RFSH}	C_{IN4}	5	pF
Input/output capacitance	$I/O_0 - I/O_7$	C_{OUT1}	10	pF

DC CHARACTERISTICS ($T_A = 0$ to +70°C, $V_{CC} = 5.0$ V ± 10%)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Operating current	LH5P8129-60	$t_{RC} = t_{RC}(\text{MIN})$		104	mA	1, 2
	LH5P8129-80			80		
	LH5P8129-10			65		
Standby current	TTL Input			1	mA	1, 3
	CMOS Input			0.05		1, 4
Self-refresh average current	TTL Input			1	mA	1, 5
	CMOS Input			0.05		1, 6
CPU internal cycle average current	LH5P8129-60	$(R/W = \overline{OE} = V_{IH})$		104	mA	1, 2
	LH5P8129-80			80		
	LH5P8129-10			65		
Input leakage current	I_{LI}	$0 \text{ V} \leq V_{IH} \leq 6.5 \text{ V}$ 0 V on all other test pins	-10	10	μA	
I/O leakage current	I_{LO}	$0 \text{ V} \leq V_{OUT} \leq V_{CC} + 0.3 \text{ V}$ Output in high-impedance state	-10	10	μA	
Output HIGH voltage	V_{OH}	$I_{OUT} = 1 \text{ mA}$	2.4		V	
Output LOW voltage	V_{OL}	$I_{OUT} = 4 \text{ mA}$		0.4	V	

NOTES:


- The output pins are in high-impedance state
- I_{CC1} and I_{CC4} depend on the cycle time
- $\overline{CE} = V_{IH}$, $\overline{RFSH} = V_{IH}$
- $\overline{CE} = V_{CC} - 0.2 \text{ V}$, $\overline{RFSH} = V_{CC} - 0.2 \text{ V}$
- $\overline{CE} = V_{IH}$, $\overline{RFSH} = V_{IL}$
- $\overline{CE} = V_{CC} - 0.2 \text{ V}$, $\overline{RFSH} = 0.2 \text{ V}$

AC ELECTRICAL CHARACTERISTICS ^{1,2,3} ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$)

PARAMETER	SYMBOL	LH5P8129-60		LH5P8129-80		LH5P8129-10		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random read, write cycle time	t_{RC}	100		130		160		ns	
Read modify write cycle time	t_{RMW}	155		195		235		ns	
$\overline{\text{CE}}$ pulse width	t_{CE}	60	10,000	80	10,000	100	10,000	ns	
$\overline{\text{CE}}$ precharge time	t_p	30		40		50		ns	
Address setup time	t_{AS}	0		0		0		ns	4
Address hold time	t_{AH}	15		20		25		ns	4
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time	t_{RCH}	0		0		0		ns	
$\overline{\text{CE}}$ access time	t_{CEA}		60		80		100	ns	5
$\overline{\text{OE}}$ access time	t_{OEA}		25		30		35	ns	5
$\overline{\text{CE}}$ to output in Low-Z	t_{CLZ}	20		20		20		ns	
$\overline{\text{OE}}$ to output in Low-Z	t_{OLZ}	0		0		0		ns	
Output enable from end of write	t_{WLZ}	0		0		0		ns	
Chip disable to output in High-Z	t_{CHZ}		20		25		30	ns	
Output disable to output in High-Z	t_{OHZ}		20		25		30	ns	
Write enable to output in High-Z	t_{WHZ}		20		25		30	ns	
$\overline{\text{OE}}$ setup time	t_{OES}	0		0		0		ns	
$\overline{\text{OE}}$ hold time	t_{OEH}	10		10		10		ns	
CS setup time	t_{CSS}	0		0		0		ns	
CS hold time	t_{CSH}	15		20		25		ns	
Write command pulse width	t_{WP}	30		30		30		ns	
Write command setup time	t_{WCS}	30		30		30		ns	
Write command hold time	t_{WCH}	40		50		60		ns	
Data setup time from write	t_{DSW}	25		30		35		ns	6
Data setup time from $\overline{\text{CE}}$	t_{DSC}	25		30		35		ns	6
Data hold time from write	t_{DHW}	0		0		0		ns	6
Data hold time from $\overline{\text{CE}}$	t_{DHC}	0		0		0		ns	6
Transition time (rise and fall)	t_T	3	35	3	35	3	35	ns	
Refresh time interval	t_{REF}		8		8		8	ms	
Refresh command hold time	t_{RHC}	15		15		15		ns	
Auto refresh cycle time	t_{FC}	100		130		160		ns	
Refresh delay time from $\overline{\text{CE}}$	t_{RFD}	30		40		50		ns	
Refresh pulse width (Auto refresh)	t_{FAP}	30	8,000	30	8,000	30	8,000	ns	
Refresh precharge time (Auto refresh)	t_{FP}	30		30		30		ns	
Refresh pulse width (Self refresh)	t_{FAS}	8,000		8,000		8,000		ns	
$\overline{\text{CE}}$ delay time from refresh precharge (Self refresh)	t_{FRS}	140		160		190		ns	

NOTES:

- In order to initialize the circuit, $\overline{\text{CE}}$ should be kept in V_{IH} for 100 μs after power-up.
- AC characteristics are measured at $t_T = 5 \text{ ns}$.
- AC characteristics are measured at the following condition (see figure at right).
- Address is latched at the negative edge of $\overline{\text{CE}}$.
- Measured with a load equivalent to 2TTL + 100 pF.
- Data is latched at the positive edge of W/R or at the positive edge of $\overline{\text{CE}}$.



5P8129-4





Figure 4. Read Cycle



5P8129-6

Figure 5. Write Cycle 1 ($\overline{OE} = \text{HIGH}$)




Figure 6. Write Cycle 2 (\overline{OE} Clock)

5P8129-7





Figure 7. Write Cycle 3 ($\overline{OE} = \text{LOW}$)

5P8129-8



5P8129-9

Figure 8. Read-Modify-Write Cycle




Figure 9. \overline{CE} Only Refresh




Figure 10. Auto Refresh Cycle




Figure 11. Self Refresh Cycle




Figure 12. CS Standby Mode

ORDERING INFORMATION

LH5P8129	X	- ##	
Device Type	Package	Speed	
LH5P8129	X	- ##	60L 60
			80L 80 Access Time (ns)
			10L 100
			Blank 32-pin, 600-mil DIP (DIP32-P-600)
			N 32-pin, 525-mil SOP (SOP32-P-525)
			T 32-pin, 8 x 20 mm ² TSOP(I) (TSOP32-P-0820)
			TR 32-pin, 8 x 20 mm ² TSOP(I) Reverse bend (TSOP32-P-0820)
CMOS 1M (128K x 8) CS Control Pseudo-Static RAM			
Example: LH5P8129N-60L (CMOS 1M (128K x 8) Pseudo-Static RAM, 60 ns, 32-pin, 525-mil SOP)			

5P8129-14