64K (8K x 8)

**CMOS** 

SRAM


#### **Features**

- · Fast Read Access Time 150 ns
- Low Power

40 mA Maximum (Active)
1 mA Maximum (Standby)

- 2-V Data Retention
- Fully Static: No Clock Required
- Three Control Inputs (CE1, CE2, and OE)
- TTL Compatible Inputs and Outputs
- 5 V ± 10% Supply
- 28-Lead Dual In-line
- JEDEC Pinout
- Full Military Temperature Range

**Block Diagram** 



# **Description**

The AT3864L-15DMB is a high performance CMOS static Random Access Memory. Its 64K of memory is organized as 8192 words by 8 bits. Manufactured with an advanced CMOS technology, the AT3864L-15DMB offers access times down to 150 ns with power dissipation of 220 mW maximum. When the AT3864L-15DMB is deselected, the standby current is just 1 mA. In addition, the AT3864L-15DMB offers a data retention capability of only 800  $\mu$ W power dissipation when operated on a 2 V power supply.

continued on next page

# **Pin Configurations**

Pin Name	Function			
A <sub>0</sub> -A <sub>12</sub>	Addresses			
I/O <sub>1</sub> -I/O <sub>8</sub>	Outputs			
CE <sub>1</sub> , CE <sub>2</sub>	Chip Enables			
ŌĒ	Output Enable			
WE	Write Enable			
Vcc, GND	Power, Ground			
NC	No Connect			



6-11

**1074177 0005389 336** 



#### **Description** (Continued)

The AT3864L-15DMB powers down to the standby mode when deselected (CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW). The I/O pins remain in the high impedance state unless the chip is selected (CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH), the outputs are enabled (OE is LOW), and Write Enable is not active (WE is HIGH).

The AT3864L-15DMB is completely TTL compatible and requires a single 5-V power supply. The device is fully static and does not need any clocks or refresh control signals for operation.

### **Absolute Maximum Ratings\***

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

<u>READ</u>: When  $\overline{CE}_1$  is LOW, CE<sub>2</sub> is HIGH,  $\overline{OE}$  is LOW, and WE is HIGH, the eight bits of data stored at the memory location determined by the address input (pins A<sub>0</sub> through A<sub>12</sub>) are inserted on the data outputs (pins I/O<sub>1</sub> through I/O<sub>8</sub>).

WRITE: When CE<sub>1</sub> is LOW, CE<sub>2</sub> is HIGH, and WE is LOW, the eight bits of data placed on the input pins (I/O<sub>1</sub> through I/O<sub>8</sub>)

are stored at the memory location determined by the address input (pins  $A_0$  through  $A_{12}$ ).

DATA RETENTION: When the chip is in standby mode, V<sub>CC</sub> can be reduced to as low as two volts without impacting data integrity. Power dissipation will be reduced to 800 µW maximum.

# **Operating Modes**

MODE\PIN	CE <sub>1</sub>	CE <sub>2</sub>	ŌĒ	WE	I/O
Read	L	н	L	Н	Dout
Write	L	Н	X <sup>(1)</sup>	L	DIN
Standby <sub>1</sub>	н	X	×	. <b>X</b>	High Z
Standby <sub>2</sub>	x	L	×	Х	High Z
Output Disable	Х	X	Н	X	High Z

Note: 1. X can be L (Low) or H (High)

# D.C. and A.C. Operating Range

		AT3864L-15	
Operating Temperature (Case) Military	•	-55°C - 125°C	
Vcc Power Supply		5 V ± 10%	

6-12 AT3864L-15DMB

**1** 1074177 0005390 058 **1** 

# **D.C. and Operating Characteristics**


Symbol	Parameter	Conditions	Min	Тур	Max	Units
<b>և</b>	Input Load Current	VIN = 0 to VCC	-1.0		1.0	μΑ
lto	Output Leakage Current	$\overline{\text{CE}}_1 = 2.2 \text{ V to V}_{\text{CC}} + 0.3 \text{ V or}$ $\underline{\text{CE}}_2 = -0.3 \text{ V to } 0.8 \text{ V or}$ $\underline{\text{OE}} = 2.2 \text{ V to V}_{\text{CC}} + 0.3 \text{ V or}$ $\overline{\text{WE}} = -0.3 \text{ V to } 0.8 \text{ V}$ $\overline{\text{V}}_{\text{I/O}} = 0 \text{ to V}_{\text{CC}}$	-1.0		1.0	μ <b>Α</b>
ISB1	Standby Current (CMOS)	$\begin{array}{l} \underline{CE_2} \leq 0.2 \text{ V or} \\ \overline{CE_1} \geq V_{CC} - 0.2 \text{ V,} \\ CE_2 \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V} \\ V_{IN} = 0 \text{ to } V_{CC} \end{array}$			1	mA
ISB2	Standby Current (TTL)	$\underline{CE}_2$ = -0.3 V to 0.8 V or $\overline{CE}_1$ = 2.2 V to V <sub>CC</sub> +0.3 V, V <sub>IN</sub> = 0 to V <sub>CC</sub>			3	mA
Icc	V <sub>CC</sub> Active Current (TTL)	$\overline{CE}_1$ = -0.3 V to 0.8V, $CE_2$ = 2.2 V to V <sub>CC</sub> + 0.3 V, $I_{OUT}$ = 0 mA, min cycle		20	40	mA
VIL	Input Low Voltage		-0.3		8.0	٧
ViH	Input High Voltage		2.2 V		Vcc+0.3	V
Vol	Output Low Voltage	loL = 2.0 mA			0.4	V
Voн	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4			V

# **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Соит	Input/Output Capacitance	Vout = 0 V		6	10	pF
CIN	Input Capacitance	VIN = 0 V	-	6	10	pF

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

# **Input Test Waveforms and Measurement Levels**



Notes: 1. Input rise and fall time 5 ns.

2. Output load: 1TTL gate + 100 pF.



6-13

1074177 0005391 T94 **=** 



### A.C. Characteristics for Read

		AT38		
Symbol	Parameter	Min	Max	Units
trc	Read Cycle Time	150	-	ns
tacc	Address Access Time		150	ns
tCE1,tCE2	CE <sub>1</sub> ,CE <sub>2</sub> Access Time		150	ns
tŌĒ	OE Access Time		70	ns
tон	Output Hold Time	15	<u> </u>	ns
tcoE1,2	CE1, CE2 Output Enable Time	10		ns
tooe	OE Output Enable Time	5		ns
tcop1,2	CE <sub>1</sub> , CE <sub>2</sub> Output Disable Time		60	ns
toop	OE Output Disable Time		50	ns


### A.C. Characteristics for Write

		AT38		
Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time	150		ns
tas	Address Setup Time	0		ns
twp	Write Pulse Width	90		ns
tcw <sub>1,2</sub>	CE <sub>1</sub> , CE <sub>2</sub> Setup Time	90		ns
twn	Write Recovery Time	0		ns
twR1,2	CE <sub>1</sub> , CE <sub>2</sub> Write Recovery Time	0		ns
tos	Data Setup Time	60		ns
tDH	Data Hold Time	0		ns
tDH1,2	CE1, CE2 Data Hold Time	0		ns
twoE	WE Output Enable Time	5		ns
twop	WE Output Disable Time		50	ns


# 6-14 AT3864L-15DMB **1**

1074177 0005392 920

## A.C. Waveforms for Read Cycle (1)



# A.C. Waveforms for Write Cycle 1 (WE Write) (6)




<u>AIMEL</u>

6-15

**1** 1074177 0005393 867



# A.C. Waveforms for Write Cycle 2 (WE Write) (6)



#### Notes:

- 1. During a Read Cycle, WE should be HIGH.
- During this period, I/O pins are in the output state.
   A Write occurs when CE<sub>1</sub> is LOW, CE<sub>2</sub> is HIGH, and WE is LOW.
  - A Write begins at the latest transition among  $\overline{CE}_1$  going LOW, CE2 going HIGH and WE going LOW.
  - A Write ends at the earliest transition among CE1 going HIGH, CE2 going LOW and WE going HIGH.
  - twp is measured from the beginning of Write to the end of Write.
- 4. tcw is measured from the later of CE1 going LOW or CE2 going HIGH to the end of Write.
- 5. If  $\overrightarrow{OE}$  or  $\overrightarrow{CE}_1$  is HIGH, or  $CE_2$  or  $\overrightarrow{WE}$  is LOW, Dout goes to a HIGH impedance state.
- 6. During a write cycle,  $\overline{OE} = V_{IH}$  or  $V_{IL}$ .
- 7. Dour is equal to the Input Data written during the same cycle.
- 8. Parameter is sampled and not 100% tested.

AT3864L-15DMB 6-16


1074177 0005394 7T3

#### **Data Retention Characteristics**


Parameter	Symbol	Conditions	Min	Тур	Max	Units
Data Retention Power Supply Voltage	VDR1		2.0		5.5	٧
	VDR2	CE <sub>2</sub> ≤ 0.2 V	2.0		5.5	
Data Retention Current	fccdr1	$\frac{V_{CC}}{CE_1}$ ≥ $V_{CC}$ - 0.2 V $CE_2$ ≥ $V_{CC}$ - 0.2 V or $CE_2$ ≤ 0.2 V		1	400	μΑ
	ICCDR2	$V_{CC} = 3.0 \text{ V},$ $CE_2 \le 0.2 \text{ V}$		1	400	μА
Chip Enable Setup Time	todr		0			ns
Chip Enable Hold Time	tR		tac <sup>(1)</sup>			ns

Note: 1. t<sub>RC</sub> = Read Cycle Time

# Data Retention Waveform 1 (CE<sub>1</sub> Control)



# Data Retention Waveform 2 (CE 2 Control)



<u>AIMEL</u>

6-17

1074177 0005395 63T **■** 



# **Ordering Information**

tacc	lcc	(mA)	Ordorina Codo	Bookean	Operation Renge
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	40	1.0	AT3864L-15DMB	28D6	Military (-55° to 125°C)

	Package Type
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)

6-18 AT3864L-15DMB =

1074177 0005396 576