G. Belverde - M. Melito - A. Raciti - M. Saggio - S. Musumeci


#### Abstract

1. ABSTRACT

A new high voltage MOSFET structure is presented which results in static as well as dynamic performances far ahead conventional Power MOSFET devices. The impact of the particular features of the device is analyzed and quantified in a case study regarding a DC-DC boost converter, which is used in a power factor corrector (PFC) converter. Results obtained from the analysis of the electrical and thermal behavior of the component in the specific are discussed.


## 2. INTRODUCTION.

Standard technology for high voltage suited Power MOSFETs has been dramatically improved, thus the physical limit in terms of reduction of the device's on-state resistance is going to be reached. In fact, such a device parameter is strongly affected by the drain resistivity value, which is designed according to the requirements of the high voltage blocking capability. Recently, an innovative concept of Power MOSFET design has been proposed that is able to enhance the device's performance [1, 2]. In these new devices the charge balance makes the electric field constant over the whole drain volume in spite of the low resistivity in this conducting region. In breakdown conditions the electric field has a value almost equal to the critical one for silicon.

In this paper the main issues of process technology are shortly recalled and discussed. The static and dynamic characteristics are shown aiming to evaluate the advantages of the new device in comparison to standard Power MOSFETs having both the same rated voltage and current carrying capability. Finally, the evaluation of the performance is focused on in a specific application, in particular in a boost-based power factor corrector (PFC) converter.

## 3. TRENDS ON POWER MOSFET (MDmesh ${ }^{\text {TM }}$ ) DEVICE TECHNOLOGY.

A revolutionary three-dimensional design of the drain device volume is at the basis of the MDmesh ${ }^{\text {™ }}$ MOSFET device. The extension of the top strip layout to the whole drain volume, by p -doped column insertion under device stripes, allows a strong resistivity reduction of the conduction $n$-doped layer and an impressive decrease of the device's on-state resistance when compared to a conventional MOSFET [1]. The cross section of an MDmesh ${ }^{\text {TM }}$ device is depicted in figure 1 , where both the strip layout and the column insertion under the device stripes are shown. As a consequence of this approach, the known theoretical limit of performance for vertical Power MOSFET devices decreases. In fact, the MDmesh ${ }^{\text {TM }}$ MOSFET overcomes this limit allowing a mass production of devices with improved performance and reduced area. For example, a 500 V MDmesh ${ }^{\text {TM }}$ MOSFET is almost three times smaller than a conventional MOSFET having the same blocking voltage.

Figure 1: Three-Dimensional Cross Section Of MDmesh ${ }^{\text {TM }}$ Device


The static output characteristics of an MDmesh ${ }^{\text {TM }}$ MOSFET in comparison to a standard device with the same silicon area are reported in figure 2. Moreover, simulation analysis and theoretical considerations show that in MDmesh ${ }^{\text {TM }}$ technology the device's on-state resistance increases linearly as function of the breakdown voltage, according to the traces shown in figure 3. The direct consequence of this result is that the extension of the MDmesh ${ }^{\text {TM }}$ MOSFETs towards higher blocking voltage values will continually increase the advantages of this technology. The fabrication of a 1000 V MDmesh ${ }^{\text {TM }}$ MOSFET will require, as expected from the design, a silicon area seven (7) times smaller than a conventional MOSFET with the same on-state resistance and blocking voltage capability. This will cause a package reduction and a major improvement in any application based on these devices, as consequence of the strong reduction obtained on volume and weight of the board. The extension to very high blocking voltage of MDmesh ${ }^{\text {TM }}$ MOSFETs will represent a real revolution in high voltage converter applications.

Figure 2: Static Output Characteristics (I/V Curves) Of An MDmesh ${ }^{\text {TM }}$ (STP12NM50) And A Standard MOSFET Having Equal Silicon Area


Figure 3: Standard MOSFET and MDmesh ${ }^{\text {TM }}$ Dependence Of On-State Resistance As A Function Of The Breakdown Voltage


Another important feature obtained by the proposed approach reduction of the intrinsic capacitances [3], in comparison to the one of a more traditional device, as seen in table 1. In switch mode power supply (SMPS) and PFC applications the reduction of the intrinsic parasitic capacitance allows a commutation time decrease, thus enabling the increase of the switching frequency. As known, this will result in important reduction of both volume and cost of the reactive components used to filter the output and/or electrical quantities.

Table 1. Main Characteristics Comparison

|  | Part Number | $\mathbf{B V}_{\text {DSs }}$ <br> $[\mathrm{V}]$ | $\mathbf{R}_{\text {DS(on) }}$ @ 25 <br> $[$ [Ohm] | Ciss <br> $[\mathrm{pF}]$ | Coss <br> $[\mathrm{pF}]$ | Crss <br> $[\mathrm{pF}]$ | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | STW15NB50 | $>500$ | 0.36 | 2600 | 330 | 40 | TO-247 |
| MDmesh $^{\text {TM }}$ | STP12NM50 | $>500$ | 0.38 | 1000 | 160 | 25 | TO-220 |

## 4. SWITCHING CHARACTERISTICS.

A characterization of the new device has been carried out in order to give evidence to the good switching performance of the new device. The silicon area shrinking allowed by the MDmesh ${ }^{\text {TM }}$ technology adds a further benefit to the device's gate charge due to the parasitic capacitance reduction. The gate charge comparison of figure 4 refers to two devices with equal rated electrical characteristics. At the driving voltage of 10 V the MDmesh ${ }^{\text {TM }}$ requires a gate charge reduced by a factor of 3.5 in respect to the traditional counterpart, at a drain current of 12A and a drain-source voltage of 200 V . The charge stored in the input capacitance is reduced from 50 nC (STW15NB50) to 25 nC (STP12NM50). This immediately suggests to the end-user an effective driving loss reduction. Moreover, as a consequence, this feature allows an improvement of the performance during the switching transients in comparison with conventional devices [4].

The switching transient evaluation has been performed at room temperature on inductive load at several gate-driving conditions. The main quantities of a typical commutation, in hard switching conditions on inductive load, are reported in table 2, while in figure 5 the traces of an experimental turn-off switching transients are shown.

Figure 4: Gate Charge Behavior Of Two Different Power MOSFET Devices


Table 2. MDmesh ${ }^{\text {TM }}$ Typical Switching Quantities ( $\mathrm{RG}=4.7 \mathrm{hm}$ )

| $\mathbf{E}_{\text {off }}$ <br> $[\boldsymbol{\mu J}]$ | $\mathbf{t}_{\text {fall }}$ <br> [ns] | $\mathbf{t}_{\text {rise }}$ <br> [ns] | $\mathbf{d i} / \mathbf{d t}$ <br> $[\mathbf{A} / \mathbf{n s}]$ | $\mathbf{d v} / \mathbf{d t}$ <br> $[\mathbf{V} / \mathbf{n s}]$ | $\mathbf{t}_{\text {delay }}$ <br> [ns] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 28.6 | 10.8 | 7.6 | 888.9 | 36.84 | 33.6 |

Figure 5: Current And Voltage Traces During A Typical Turn-Off Transient Of An MDmesh ${ }^{\text {TM }}$ ( $\mathrm{V}_{\mathrm{DS}}=100 \mathrm{~V} / \mathrm{div}, \mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V} / \mathrm{div}, \mathrm{I}_{\mathrm{D}}=5 \mathrm{~A} / \mathrm{div}, \mathrm{t}=20 \mathrm{~ns} / \mathrm{div}$ )


## 5. INTRINSIC BODY-DRAIN DIODE.

In some industrial equipment, which requires a converter configuration with bi-directional switches, the intrinsic diode of the MOSFET device may be used as antiparallel diode if its own characteristics are adequate. In order to optimize the design, the performance of the body-drain diode of the new device has been investigated. In particular, the switching behavior of the body-drain diode has been widely tested. The well-established technique of Platinum implanting has been performed in order to reduce the reverse recovery time ( $\mathrm{t}_{\mathrm{rr}}$ ) of the body-drain diode by reducing the carrier lifetime. Platinum implanting acts as a lifetime killer by introducing a mid gap center in the silicon. By increasing the Platinum dose $(\Phi)$ a $t_{r r}$ reduction is observed. The obtained experimental waveforms during a reverse recovery transient for three devices with different Platinum doses are reported in figure 6 that is related to a current slope di/dt equal to $100 \mathrm{~A} / \mathrm{ms}$.

Figure 6: Reverse Recovery Of The Body-Drain Diode In Case Of Different Platinum Doses (ID=5A/div, t=100ns/div)


## 6. MDmesh DEVICE IN A PFC CONVERTER APPLICATION.

Power MOSFET devices are very suitable for many power converter applications, operating at high frequency, which have been proposed aiming to develop SMPS with high power factor value. In these applications the devices experience high voltage, low current and high frequency. In particular, a PFC circuit has been considered, which is based on a boost converter topology in order to obtain high power factor. The control of the converter is performed by an L4981A integrated circuit that behaves as a continuous mode PFC controller and uses the technique of the average current control [5]. A prototype of the converter has been prepared and its simplified schematic is shown in figure 7.

Figure 7: A Simplified Block Schematic Of The Control Stage And Power Stage Of The PFC Application


The constraints adopted to design the PFC converter are the following:

- Input AC voltage from universal mains VIN $=88 \mathrm{~V}$ up to 264 V , frequency $50 / 60 \mathrm{~Hz}$;
- DC regulated output voltage $\mathrm{VOUT}=400 \mathrm{~V}$;
- Full load output ripple voltage DV < $<16 \mathrm{~V}$;
- Rated output power POUT=200W;
- Maximum output voltage $\mathrm{VO}(\max )=450 \mathrm{~V}$;
- Switching frequency in the range of $100-200 \mathrm{kHz}$;
- Maximum inductor current ripple DIL=35\%;
- Input power factor PF>0.99;
- Total harmonic distortion of the line current < $5 \%$.

The values of some passive components of the converter circuit are reported in table 3 in the case of two different switching frequencies, namely 100 kHz and 200 kHz . In the structure of the PFC converter a
snubber circuit has been used for the switching device in order to reduce its power losses and to maintain a low value of the dv/dt looking for the EMI requirements. According to the design criteria of the RCD snubber, and by imposing for the drain voltage to have a rise time $t_{r}=40 \mathrm{~ns}$, the capacitor value has been fixed at $\mathrm{C}=350 \mathrm{pF}(630 \mathrm{~V})$ while the resistance value depends on the working frequency.

The value is $\mathrm{R}=1.8 \mathrm{kOhm}$ at 100 kHz , and 6800 hm at 200 kHz . The efficiency of the power converter is mainly dependant on the power losses of both the switching device and the snubber circuit.

Table 3. Passive Component Values Selected For Two Switching Frequencies

| Switching Frequency <br> $[\mathbf{k H z}]$ | $\mathbf{L}_{\mathbf{0}}$ <br> $[\mathbf{m H}]$ | $\mathbf{C}_{\mathbf{I N}}$ <br> $[\mathbf{n F}]$ | $\mathbf{C}_{\mathbf{0}}$ <br> $[\boldsymbol{\mu F}]$ |
| :---: | :---: | :---: | :---: |
| 100 | 0.9 | 220 | 100 |
| 200 | 0.45 | 114 | 100 |

## 7. THERMAL BEHAVIOR OF THE POWER SWITCH.

The total power losses $P_{t}$ of a switching device can be split into the following components: the commutation power losses (turn-on and turn-off) and the on-state power losses:

$$
\begin{equation*}
P_{t}=P_{O N}+P_{O F F}+P_{\text {con }} \tag{1}
\end{equation*}
$$

The turn-on losses, which depend on both the diode choice and the dv/dt imposed by the $\mathrm{R}_{\mathrm{G}(\mathrm{on})}$, can be designed as a trade off between the power losses and the EMI requirements. The snubber circuit reduces the turn-off switching power losses, which, in turn, cannot be included. The main contribute to the device power losses is given by the conduction component that depends on the $R_{D S(o n)}$ of the device. With reference to the symbol used in figure 7 , the rms current on the inductor is given by:

$$
\begin{equation*}
I_{0}=\frac{P_{O U T}}{\eta V_{I N}} \tag{2}
\end{equation*}
$$

where $\eta$ is the converter efficiency. The current reaches a maximum value at the minimum value of the main voltage $\mathrm{V}_{\mathbb{I N , M I N}}$. From relation (2) and by considering that the duty cycle of the switch is modulated at twice the frequency of the main line, the rms current in the MOSFET can be calculated by (as given in [6]):

$$
\begin{equation*}
I_{D}=\frac{P_{O U T}}{\eta V_{I N}} k\left(\frac{V_{I N}}{V_{\text {OUT }}} L, f_{s}, R_{0}\right) \tag{3}
\end{equation*}
$$

where the function $k$ operates as a reduction factor. Finally the on-state power losses $\mathrm{P}_{\text {con }}$ can be evaluated by:

$$
\begin{equation*}
P_{c o n}=R_{D S(o n)} I_{D}{ }^{2} \tag{4}
\end{equation*}
$$

At constant output power this value changes according to the variation of the main voltage. The maximum value of this rms current occurs in the case of the lowest value of the main voltage $\mathrm{V}_{\mathbb{I N}, \mathrm{MIN}}$ $(88 \mathrm{~V})$. In the case study a typical figure for the efficiency $\eta$ is in the range $0.88-0.90$. The maximum peak value of the device current is given by:

$$
\begin{equation*}
I_{D, \max }=I_{0, \max }+\frac{\Delta I_{0}}{2} \tag{5}
\end{equation*}
$$

where $\Delta I_{0}$ is the current ripple on the inductor.

Calculating from (5) for the $\mathrm{I}_{\mathrm{D}, \max }$ gives a current of 4 A in the case of 200 W output of the converter. Moreover, accounting for the peak of the current due to the reverse recovery of the diode, and by adding a suitable safe margin, a switching device with a rated current carrying capability of 8 A has been selected. The breakdown voltage of the device is determined according to the following relation:

$$
\begin{equation*}
B V_{D S S} \geq V_{\text {OUT }}+\Delta V_{r}+V_{m} \tag{6}
\end{equation*}
$$

where the voltage $\mathrm{V}_{\mathrm{m}}$ is a suitable value ranging between $10 \%$ and $15 \%$ of the maximum output voltage. With the above constraints, we need a device having at least $B V_{D S S}=500 \mathrm{~V}$.

Finally, the freewheeling diode has been specified as a $6 \mathrm{~A}, 600 \mathrm{~V}$ fast diode, with a reverse recovery time $\mathrm{t}_{\mathrm{r}}=25 \mathrm{~ns}$.

## 8. JUNCTION TEMPERATURE CALCULATION.

A dynamic characterization of the Power MOSFET has been carried out. The device is very fast and has a good switching performance. The current and voltage waveforms of the device during a typical turn-off transient are reported in figure 8 . We can observe that the rise time of the drain voltage in the case shown is coherent with the design constraints on the voltage slope.

Figure 8: Turn-Off Switching Transient In The PFC Converter At A Main Voltage Of $88 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DS}}=\mathbf{1 0 0 V} /\right.$ div, $I_{D}=2 A / d i v, E=1 \mathrm{kVA} / \mathrm{div}, \mathrm{t}=50 \mathrm{~ns} / \mathrm{div}$ )


The thermal behavior has been performed by a set-up measurement shown in figure 9 , where the thermal model of the device is also indicated. In steady state condition we measured the heatsink temperature at a different value of the input voltage, and namely at $88 \mathrm{~V}, 110 \mathrm{~V}$ and 220 V . The junction temperature is higher than the heatsink temperature and can be estimated by the following procedure.

Figure 9: Block Schematic Of The Measurement System To Determine The Heatsink Temperature, As Well As The Steady State Thermal Model Of The Device


Firstly, the power loss is calculated:

$$
\begin{equation*}
P_{D}=\frac{T_{H}-T_{A}}{R_{t h(H, A)}} \tag{7}
\end{equation*}
$$

where $T_{H}$ is the measured heatsink temperature, $T_{A}$ is the ambient temperature fixed at $27^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{th}, \mathrm{H}, \mathrm{A}}$ is the thermal resistance of the heatsink established at $7^{\circ} \mathrm{C} / \mathrm{W}$. Then the junction temperature is calculated by:

$$
\begin{equation*}
T_{j}=T_{H}+P_{D}\left(R_{t h(J, C)}+R_{t h(C, H)}\right) \tag{8}
\end{equation*}
$$

where $T_{J}$ is the junction temperature, $R_{\text {th }(J, C)}$ is the thermal resistance between the junction and the case and $\mathrm{R}_{\mathrm{th}(\mathrm{C}, \mathrm{H})}$ is the thermal resistance between the case and the heatsink. The results for the two switching frequencies considered are reported in table 4. Other results obtained for the same output power and the results of the experimental tests done at different voltages and frequencies are reported in table 5. The tests have been carried out at the beginning of the experiments (room temperature, $\mathrm{T}=27^{\circ} \mathrm{C}$ ) and in steady state conditions.

Table 4. Heatsink And Junction Temperatures For Different Voltage And Frequency Values

| $\mathbf{V}_{\mathbf{I N}}$ <br> $[\mathbf{V}]$ | $\mathbf{T}_{\mathbf{H}}$ <br> $\left[{ }^{\circ} \mathbf{C}\right]$ | $\mathbf{P}_{\mathbf{D}}$ <br> $[\mathbf{W}]$ | $\mathbf{T}_{\mathbf{J}}$ <br> $\left[{ }^{\circ} \mathbf{C}\right]$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 0 0 k H z}$ |  |  |  |
| 88 | 92 | 9.28 | 107 |
| 110 | 70 | 6.14 | 80 |
| 220 | 46 | 2.71 | 50 |
| 220kHz |  |  |  |
| 88 | 98 | 10.14 | 114.5 |
| 110 | 75 | 6.86 | 86.2 |
| 220 | 49 | 3.14 | 54.1 |

Table 5. Results Of The Experimental Tests At Different Voltages And Frequencies

| $\begin{gathered} \mathrm{T}_{\mathrm{H}} \\ {\left[{ }^{\circ} \mathrm{C}\right]} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & {[\mathrm{~V}]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{N}} \\ & {[\mathrm{~A}]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{IN}} \\ & {[\mathrm{~W}]} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}$ [V] | IOUT <br> [A] | Pout <br> [W] | $\eta \%$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100kHz |  |  |  |  |  |  |  |
| 27 | 88 | 2.4 | 211 | 393.7 | 0.485 | 191 | 90.5 |
| 92 |  | 2.472 | 217 | 395.8 | 0.488 | 193.1 | 89 |
| 27 | 110 | 1.88 | 206.6 | 394.6 | 0.484 | 190.9 | 92.4 |
| 70 |  | 1.931 | 212.3 | 397.1 | 0.49 | 194.6 | 91.8 |
| 27 | 220 | 0.934 | 204.5 | 396.8 | 0.49 | 194.4 | 95.1 |
| 46 |  | 0.948 | 206.3 | 397 | 0.489 | 194.1 | 94.7 |
| 200kHz |  |  |  |  |  |  |  |
| 27 | 88 | 2.487 | 217.8 | 395 | 0.482 | 190.4 | 87.4 |
| 98 |  | 2.577 | 226.7 | 395 | 0.483 | 190.8 | 84.2 |
| 27 | 110 | 1.957 | 211.9 | 398 | 0.489 | 195 | 92 |
| 75 |  | 2.016 | 220.7 | 398 | 0.499 | 198.6 | 90 |
| 27 | 220 | 0.959 | 211 | 398.5 | 0.49 | 195.3 | 93 |
| 49 |  | 0.968 | 213 | 398 | 0.49 | 195 | 91.6 |

## 9. HARMONIC DISTORTION.

The main results for the converter from the stand point of the harmonic content are reported in table 6, where the term A-THD\% stands for the total-harmonic-distortion (in percentage) of the main current, and PF is the power factor. The test-rig used to obtain the data given in table 6 is depicted in figure 10. The better performance of the PFC is at a main voltage of 110 V and 60 Hz . In figure 11 we can see the near zero-value of the phase shift between the input waveforms of the voltage and current. The PF measured in such a case is 0.999 , as reported in table 6 . Finally, the voltage and current traces in a whole switching cycle of the MDmesh ${ }^{\text {TM }}$ device are reported in figure 12a, 12c. The test conditions are switching frequency 200 kHz and main voltage $\mathrm{V}_{\mathrm{IN}, \mathrm{MIN}}=88 \mathrm{~V}$.

Figure 10: Experimental Set-Up To Measure The Harmonic Distortion And The Power Factor


Figure 11: Experimental Traces Of The Input And Output Waveforms ( $\mathrm{V}_{\mathrm{IN}}=110 \mathrm{~V}, f=60 \mathrm{~Hz}$, $f_{S}=200 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=100 \mathrm{~V} / \mathrm{div}, \mathrm{V}_{\text {OUT }}=100 \mathrm{~V} / \mathrm{div}, \mathrm{I}_{\mathrm{OUT}}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{IN}}=1 \mathrm{~A} / \mathrm{div}, \mathrm{t}=2 \mathrm{~ms} / \mathrm{div}$ )


Figure 12a: Working Cycles Of The Power MOSFET Device In Loaded Conditions @ 200kHz ( $\mathrm{V}_{\mathrm{DS}}=100 \mathrm{~V} / \mathrm{div}, \mathrm{I}_{\mathrm{D}}=2 \mathrm{~A} / \mathrm{div}, \mathrm{t}=1 \mu \mathrm{~s} / \mathrm{div}$ )


Figure 12b: The MDmesh ${ }^{\text {TM }}$ Turn-off In Loaded Conditions ( $\mathrm{V}_{\mathrm{DS}}=100 \mathrm{~V} / \mathrm{div}, \mathrm{I}_{\mathrm{D}}=2 \mathrm{~A} / \mathrm{div}$, $\mathrm{E}=1 \mathrm{kVA} / \mathrm{div}$, $t=50 \mathrm{~ns} / \mathrm{div}$ )


Figure 12c: The MDmesh ${ }^{\text {TM }}$ Turn-on In Loaded Conditions ( $\mathrm{V}_{\mathrm{DS}}=100 \mathrm{~V} / \mathrm{div}, \mathrm{I}_{\mathrm{D}}=2 \mathrm{~A} / \mathrm{div}, \mathrm{E}=1 \mathrm{kVA} / \mathrm{div}$, $t=50 \mathrm{~ns} / \mathrm{div}$ )


Table 6. Performance Of The PFC As A Non-linear Switching Load

| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}} \\ & {[\mathrm{~V}]} \end{aligned}$ | $\begin{gathered} f_{\mathrm{s}} \\ {[\mathrm{~Hz}]} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{N}} \\ & {[\mathrm{~A}]} \end{aligned}$ | PF | A - THD\% | $\begin{gathered} \hline \text { VOUT } \\ {[\mathrm{V}]} \\ \hline \end{gathered}$ | $\begin{gathered} \Delta \mathrm{V}_{\text {OUT }} \\ {[\mathrm{V}]} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}=100 \mathrm{kHz}$ |  |  |  |  |  |  |
| 88 | 60 | 2.472 | 0.9984 | 4 | 393.7 | 13 |
| 110 | 60 | 1.931 | 0.994 | 2.4 | 394.6 | 13 |
| 220 | 50 | 0.948 | 0.9976 | 4.9 | 396.8 | 14 |
| $\mathbf{f}=\mathbf{2 0 0 k H z}$ |  |  |  |  |  |  |
| 88 | 60 | 2.577 | 0.9986 | 3.7 | 393 | 15 |
| 110 | 60 | 2.016 | 0.997 | 1.7 | 394.6 | 14 |
| 220 | 50 | 0.968 | 0.9981 | 4.4 | 397 | 15 |

## 10. DISCUSSION OF THE RESULTS.

The new device features good performance in the experimental tests. In particular, the device works very well in terms of efficiency and harmonic distortion in a typical power conversion application, like the PFC. However, it is worth it to note that equivalent results may be obtained by traditional Power MOSFETs having a larger silicon area. In fact, an equivalent standard device should have two times the area of the device presented here. The consequence is a smaller package for the MDmesh ${ }^{\text {TM }}$ device than a standard MOSFET, and a lower cost. However, in such a case at equal power losses the smaller device will assume a greater junction temperature. Obviously we are presuming different total thermal resistance, which is the case. On the other hand, the new equivalent device has a high current density, good switching performance and on-state losses comparable to standard MOSFETs.

## 11. CONCLUSION.

In this paper an extended characterization of a new class of Power MOSFETs has been performed. The advantages and drawbacks relative to the new device has been highlighted. An important improvement in comparison with equivalent conventional devices consists in the area reduction of the silicon. As a consequence the current density of the proposed device is higher than the current density of a standard one. The switching performance is improved due to the lower parasitic capacitance and the low on-state resistance adds major advantages in terms of forward voltage drop.

## REFERENCES:

[1] M. Saggio, D. Fagone, S. Musumeci "MDmesh ${ }^{\text {TM }: ~ I n n o v a t i v e ~ T e c h n o l o g y ~ F o r ~ H i g h ~ V o l t a g e ~ P o w e r ~}$ MOSFETs", Conf. Rec. ISPSD 2000, Toulouse, France, May 22-25 2000.
[2] L. Lorenz , L. Zverev, A. Mittal, J. Hancock "CoolMOS - A New Approach Towards System Miniaturization And Energy Saving" Conf. Rec. IEEE IAS 2000; Roma, Italia, October 2000.
[3] F. Di Giovanni, A. Magri "STripFET: Innovative Low Voltage Power MOSFETs" Proceedings of the Power Conversion Intelligent Motion PCIM 1998 Conference, June 1998, Santa Clara, CA.
[4] S. Musumeci, A. Raciti, A. Testa, M. Melito, A. Galluzzo "Switching Behavior Improvement Of Insulated Gate Controlled Devices" IEEE Transactions On Power Electronics, Vol. 12, No. 4, July 1997, pp.645-653.
[5] J. Rajasgopalan, F.C. Lee, P. Nora "A General Technique For Derivation Of Average Current Mode Control Laws For Single-Phase Power-Factor Correction Circuits Without Voltage Sensing" IEEE Transactions On Power Electronics, Vol. 14, No. 4.
[6] G. Commandatore, U. Moriconi "Designing A High Power Factor Pre-regulator With The L4981 Continuous Mode" Application Note AN628/0795 by STMicroelectronics.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All rights reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Isreal - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com

