

# RC7321

## Three-State ATE Pin Electronics Driver

### Features

- High output slew rate (1.3 V/ns typical)
- Wide output voltage range (-2.2V to +7V), and up to 9.2 Vp-p swings
- Three-state/high impedance output
- High repetition rate (250 MHz for ECL swings)
- Low output offset (40 mV typical) and output offset drift (0.1 mV/°C typical).
- Low leakage (10 nA typical) and low output capacitance (3 pF typical) in high impedance inhibit mode
- High speed differential inputs with wide common mode range for ease of interface to ECL as well as TTL and CMOS levels
- Output short circuit protection (Safe Operating Area protection with current limiting and thermal shutdown)
- 100 mA typical dynamic current drive capability
- Absolute slew rate control
- Available in 28-pin PLCC

### Applications

- ATE pin electronics driver
- Precision waveform generator
- Level translator
- PCB & Burn-in ATE Driver
- General purpose driver for PCB & burn-in test systems
- Laser driver
- CRT preamplifier


### Description

The RC7321 is a low cost Pin Electronics Driver designed for use in all high speed ATE systems which require pin drivers with three state capability and high slew rates. The RC7321 has the ability to drive a 50Ω transmission line of up to 2 feet in length with a slew rate of 1.2 V/ns and repetition rate of over 250 MHz for ECL output levels. These features, combined with a maximum output swing of 9.5 Vp-p over the range of -2.5V to +7V, provide this circuit with the ability to test TTL, CMOS, ECL and GaAs devices. The high and low limits of the output swing are set through the program pins V<sub>H</sub> and V<sub>L</sub>, respectively. The transfer characteristic from the program pins to the output pin is unity gain with very low offset drift. The V<sub>H</sub> and V<sub>L</sub> inputs have been buffered to operate with low bias currents (1 μA typical) allowing direct coupling to the output of a DAC.

When the RC7321 is used on an I/O pin, it may be forced into the high impedance state through the INH+ and INH- differential inputs. In the high impedance state, excellent isolation is provided between the output of the disabled driver and the pin by virtue of low driver output capacitance (3.0 pF typical) and low output leakage (10 nA typical).

The RC7321 is provided with high speed differential ECL inputs for ease of interface with the differential ECL outputs of a timing generator. The inputs have a voltage range of -2V to +6V, so that if required, an input may be driven by TTL or CMOS devices provided that the other input is tied to the

### Block Diagram




## Description (continued)

appropriate threshold value. The pin driver is available in unterminated configuration.

The RC7321 is implemented using Fairchild Semiconductor's high frequency complementary bipolar process.

## Pin Assignments



## Pin Description

Name	Pin Number	Function
CVOL, CVOH	17	Bypass capacitor for VOH and VOL respectively. Pins CVOL and CVOH should be bypassed to the ground plane with a 1,000 pF chip capacitor placed as close to the pin as possible.
GND	1	Chip ground. Should be connected to the printed circuit board's ground plane at the pin.
INH+ INH-	23, 24	Differential digital inputs. When INH is true (i.e. INH+ > INH-) the driver is forced into the high impedance state. Although these inputs are normally driven by ECL signals, they have a wide enough common mode range that any one of the inputs may be driven by a TTL or CMOS signal provided that the other input is tied to the appropriate threshold voltage.
VCC	2	Quiet positive supply. The nominal value is 10V $\pm$ 3%. For output high voltage levels (VOH) greater than the nominal value of +7V, VCC should be raised 3V above the maximum value of VOH. Whenever VEE is lowered to provide margin at the output low level, VCC should also be lowered by the same amount. VCC should be bypassed to ground with a 10,000 pF chip capacitor placed as close to the pins as possible.
VCCO	9	Positive supply for the RC7321 output stage. This supply is brought out separately to minimize the supply noise generated when the output switches. VCCO should be bypassed to the ground plane with a 10,000 pF chip capacitor placed as close to the pin as possible and then immediately connected to VCC.
VEE	4, 5, 11, 12, 18, 19, 25, 26	Quiet negative supply. The nominal value is -5.2V $\pm$ 5%. For output low voltage levels (VOL) less than the nominal value of -2.2V, VEE should be lowered 3V below the minimum value of VOL. Whenever VCC is raised to provide margin at the output high level, VEE should also be raised by the same amount. VEE should be bypassed to ground with a 10,000 pF chip capacitor placed as close to the pins as possible.
VEEO	10	Negative supply for the RC7321 output stage. This supply is brought out separately to minimize the supply noise generated when the output switches. VEEO should be bypassed to the ground plane with a 10,000 pF chip capacitor placed as close to the pin as possible and then immediately connected to VEE.

**Pin Description** (continued)

Name	Pin Number	Function
V <sub>H</sub>	16	Analog program input that sets the output high level (V <sub>OH</sub> ). The transfer characteristic from V <sub>H</sub> to V <sub>OH</sub> is nominally unity gain.
V <sub>IN+</sub> , V <sub>IN-</sub>	21, 22	Differential digital inputs. The output will toggle between the two levels dictated by V <sub>H</sub> and V <sub>L</sub> as the differential signal is switched. Although these inputs are normally driven by ECL signals, they have a wide enough common mode range that any one of the inputs may be driven by a TTL or CMOS signal provided that the other input is tied to the appropriate threshold voltage.
V <sub>L</sub>	13	Analog program input that sets the output low level (V <sub>OL</sub> ). The transfer characteristic from V <sub>L</sub> to V <sub>OL</sub> is nominally unity gain.
V <sub>O</sub>		Driver output on RC7321. The output impedance is 8W ±2Ω. The output is usually back terminated in the characteristic impedance of the transmission line it drives. For a 50Ω line, a 40W±1% resistor should be placed externally as close to the output pin as possible to minimize reflections and ringing. The resistor should also be able to dissipate 0.8W to sustain the short circuit current of the output.
SRCA	7	Slew rate control for both edges. Slew rate of both rising and falling edges decreases as the control current is changed from 0 mA to -0.5 mA. SRC can be programmed with a current DAC or set to a fixed value using a resistor. Increases the speed of the falling edge to match the rising edge.
SRCM	3	
$\overline{\text{TS}}$	15	Active low output notifies thermal shutdown has occurred. In the event of a short circuit or other fault that causes the die temperature to become excessively large, the thermal shutdown will kick in at a die temperature between 125°C and 150°C. If the fault persists, the device will toggle back and forth between shutdown and normal operation at a frequency in the tens of Hertz. $\overline{\text{TS}}$ is an open collector output capable of driving two standard TTL loads. The $\overline{\text{TS}}$ pins of several drivers may be wire-ORed together and input to a latch to indicate an alarm condition.
NC	8, 14, 27, 28	No connection.

**Absolute Maximum Ratings**<sup>1</sup>

Parameter	Min.	Max.	Units
Positive power supply, V <sub>CC</sub>		13	V
Negative power supply, V <sub>EE</sub>	-8.2		V
Difference between V <sub>CC</sub> and V <sub>EE</sub>		16	V
Input voltage at V <sub>IN+</sub> , V <sub>IN-</sub> , INH+, INH-	V <sub>CC</sub> -12	V <sub>EE</sub> +12	V
Input Voltage at V <sub>H</sub> , V <sub>L</sub>	V <sub>CC</sub> -13	V <sub>EE</sub> +13	V
Differential input voltage,   V <sub>IN+</sub> – V <sub>IN-</sub>  ,   V <sub>INH+</sub> – V <sub>INH-</sub>		6	V
Difference between V <sub>H</sub> & V <sub>L</sub> (V <sub>H</sub> – V <sub>L</sub> )		11	V
Input voltage at SRCA	-3	+7	V
Slew rate control current	-2.0		mA
Driver Output Voltage	V <sub>CC</sub> -13	V <sub>EE</sub> +13	V
Output voltage at $\overline{\text{TS}}$		5	V
Duration of short-circuit to ground		Indefinite	
Operating temperature range	0	70	°C

## Absolute Maximum Ratings<sup>1</sup> (continued)

Parameter	Min.	Max.	Units
Storage temperature range	-65	+125	°C
Lead temperature range (Soldering 10 seconds)		300	°C

Notes:

1. "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. If the device is subjected to the limits in the absolute maximum ratings for extended periods, its reliability may be impaired. The tables of Electrical Characteristics provide conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameters	Min.	Typ.	Max.	Units
T <sub>C</sub>	Case operating temperature		25		°C
V <sub>CC</sub>	Positive supply voltage	9.7	10.0	10.3	°C
V <sub>EE</sub>	Negative supply voltage	-5.45	-5.2	-4.95	V
V <sub>CC-V<sub>EE</sub></sub>	Difference between positive and negative supply		15.2	15.8	V
V <sub>OH</sub> , V <sub>OL</sub>	Range for output high level and output low level	-2.0		7.0	V
V <sub>OH-VOL</sub>	Output amplitude	0.1		9.5	V

## DC Electrical Characteristics

V<sub>CC</sub> = 10V ±3%, V<sub>EE</sub> = -5.2V ±5%, T<sub>A</sub> = 25°C (still air) and the load is a 50Ω transmission line with 2.0 ns one-way delay, unless otherwise specified. The transmission line is back-terminated in 50Ω (±5%) using an external resistor.

Symbol	Parameters	Test Conditions	Min.	Typ.	Max.	Units
<b>Differential Inputs VIN+, VIN-, VINH+, VINH-</b>						
VIN+, VIN-	Absolute Voltage @ Data Inputs		-2.0		+6.0	V
VINH+, VINH-	Absolute Voltage @ Inhibit Inputs INH+, INH-		-2.0		+6.0	V
V <sub>ID</sub>	Differential Input Range	VIN+ - VIN-	0.4	ECL	5.0	V
V <sub>DINH</sub>	Differential Inhibit Input Range	VINH+ - VINH-	0.4	ECL	5.0	V
IIN+, IIN-	Input Bias Current @ Data Inputs	-2V ≤ VIN+, VIN- ≤ +6V		100	200	μA
IINH+, IINH-	Input Bias Current @ Inhibit Inputs	-2V ≤ VINH+, VINH- ≤ +5V		100	200	μA
<b>Absolute Slew Rate Control Input SRCA</b>						
VSRCA	Compliance Voltage Range		-2.0		+2.0	V
ISRC	Control Current Range		-0.5		+0.5	V
<b>Matching Slew Rate Control Input SRCM</b>						
VSRM	Compliance Voltage Range		-2.0		+2.0	V
ISRCM	Control Current Range		-0.5		+0.5	V
<b>Voltage Program Inputs VH, VL</b>						
VH	VH Range	VCC = 10V; VEE = -5.2V	-2.0		+7.0	V
		VCC = 12V; VEE = -3.2V	0		+9.0	V
		VCC = 8V; VEE = -7.2V	-4.0		+5.0	V
VL	VL Range	VCC = 10V; VEE = -5.2V	-2.5		+6.0	V
		VCC = 12V; VEE = -3.2V	-0.5		+8.0	V
		VCC = 8V; VEE = -7.2V	-4.5		+4.0	V

**DC Electrical Characteristics** (continued)

Symbol	Parameters	Test Conditions	Min.	Typ.	Max.	Units
I <sub>H</sub>	Bias Current @ V <sub>H</sub>	-1V ≤ V <sub>H</sub> ≤ +7V; V <sub>L</sub> = -2.0V		1.0	2.0	μA
I <sub>L</sub>	Bias Current @ V <sub>L</sub>	-2V ≤ V <sub>L</sub> ≤ +5V; V <sub>H</sub> = 6.0V		1.0	2.0	μA
TCI <sub>H</sub>	Temperature Drift in I <sub>H</sub>	V <sub>H</sub> = 7.0V; 25°C ≤ T <sub>C</sub> ≤ 70°C output not switching			0.1	μA/°C
TCI <sub>L</sub>	Temperature Drift in I <sub>L</sub>	V <sub>L</sub> = -2.0V; 25°C ≤ T <sub>C</sub> ≤ 70°C output not switching			0.1	μA/°C
V <sub>H</sub> , LBW	-3 dB bandwidth from V <sub>H</sub> or V <sub>L</sub> to the output	-1V ≤ V <sub>H</sub> ≤ +7V -2V ≤ V <sub>L</sub> ≤ +6V; V <sub>H</sub> -V <sub>L</sub> = 2.0V		50		kHz
<b>Signal Output V<sub>O</sub>, V<sub>OTERM</sub></b>						
V <sub>O</sub>	Output Voltage Range	V <sub>CC</sub> = 10V; V <sub>EE</sub> = -5.2V	-2.2		+7.0	V
		V <sub>CC</sub> = 12V; V <sub>EE</sub> = -3.2V	-0.5		+9.0	V
		V <sub>CC</sub> = 8V; V <sub>EE</sub> = -7.2V	-4.5		+5.0	V
V <sub>A</sub>	Amplitude	V <sub>OH</sub> - V <sub>OL</sub>	0.3		9.2	V
ΔV <sub>OH</sub>	Offset to Output High Level	V <sub>H</sub> = 0, no load; V <sub>L</sub> = -2V ΔV <sub>OH</sub> =  V <sub>H</sub> - V <sub>OH</sub>		±30	±60	mV
ΔV <sub>OL</sub>	Offset to Output Low Level	V <sub>H</sub> = 0, no load; V <sub>H</sub> = +7V ΔV <sub>OL</sub> =  V <sub>L</sub> - V <sub>OL</sub>		±30	±60	mV
ΔV <sub>OH</sub> ΔV <sub>OL</sub>	Change in V <sub>OH</sub> output level with change in V <sub>L</sub>	V <sub>OH</sub> = +5V, ΔV <sub>L</sub> = 0 to +1V		±10	±15	mV
ΔV <sub>OL</sub> ΔV <sub>OH</sub>	Change in V <sub>OL</sub> output level with change in V <sub>H</sub>	V <sub>OL</sub> = +5V, ΔV <sub>H</sub> = +4 to +5V		±10	±15	mV
V <sub>TC</sub>	Output Voltage Drift	-1V ≤ V <sub>OH</sub> ≤ +7V;		0.1		mV/°C
		-2V ≤ V <sub>OL</sub> ≤ +6V;		0.1		
ε <sub>G</sub>	Gain Error	-1V ≤ V <sub>OH</sub> ≤ +7V;		1.0	2.0	%FS
		-2V ≤ V <sub>OL</sub> ≤ +6V		1.0	2.0	
ε <sub>L</sub>	Linearity Error	-2V ≤ V <sub>OUTPUT</sub> ≤ +7V		0.7	1.0	%FS
Z <sub>OUT</sub>	Output Impedance (I <sub>OUT</sub> = 50 mA)		7.0	9.0	11	Ω
I <sub>ZL</sub>	Output Leakage Current in Inhibit Mode (maintain the following:  V <sub>L</sub> - 1.0V  ≤ V <sub>O</sub> ≤  V <sub>H</sub> + 1.0V )	-2.0V ≤ V <sub>O</sub> ≤ +7V		0.5	2.0	μA
I <sub>DC</sub>	DC Current Drive		50			mA
I <sub>AC</sub>	AC Current Drive		70	100		mA
<b>Thermal Shutdown Output (TS)</b>						
I <sub>CL</sub>	Short Circuit Current Limit				145	mA
V <sub>TS</sub>	TS Flag Output Level	I <sub>OL</sub> = 4 mA			0.5	V
T <sub>TS</sub>	Shutdown Die Temperature			130	145	°C
<b>Other</b>						
V <sub>S MAX</sub>	Maximum Rail-to-Rail Supply Voltage	V <sub>CC</sub> - V <sub>EE</sub>			16	V
V <sub>CC</sub>	Positive Supply		+8.0	+10.0	+12.0	V

**DC Electrical Characteristics** (continued)

Symbol	Parameters	Test Conditions	Min.	Typ.	Max.	Units
VEE	Negative Supply		-7.2	-5.2	-3.2	V
ICC	Positive Supply Current			85	90	mA
IEE	Negative Supply Current			90	100	mA
PSRVO	Output Level Power Supply	VCC; $\Delta V_{CC} = \pm 2.5\%$	40			dB
	Rejection Ratio	VEE; $\Delta V_{EE} = \pm 2.5\%$	40			dB
PSRVSL	Output Slew Rate Power Supply	V <sub>H</sub> = 5V, V <sub>L</sub> = 0V, $\Delta V_{CC} = \pm 200$ mV		4.0		%
	Rejection Ratio	V <sub>H</sub> = 5V, V <sub>L</sub> = 0V, $\Delta V_{CC} = \pm 200$ mV		4.0		%
TA	Operating Temperature Range	Still Air	0	25	40	°C
		Air Flow > 300 lpm	0	25	70	°C

**AC Electrical Characteristics**

V<sub>CC</sub> = 10V  $\pm 3\%$ , V<sub>EE</sub> = -5.2V  $\pm 5\%$ , T<sub>A</sub> = 25°C (still air) and the load is a 50Ω transmission line with 2.0 ns one-way delay, unless otherwise specified. The transmission line is back-terminated in 50Ω ( $\pm 5\%$ ) using an external resistor. The measurement probe is a high impedance FET probe with capacitance no greater than 3 pF and resistance no smaller than 10 kΩ.

Symbol	Parameters	Test Conditions	Min.	Typ.	Max.	Units
SLR	Slew Rate	V <sub>H</sub> - V <sub>L</sub> = 5V; Measured between 20% and 80% points. With probe only as load		1.6		V/ns
		With probe and transmission line		1.5		V/ns
t <sub>R</sub> , t <sub>F</sub>	Rise Time, and Fall Time (Slew rate not adjusted)	Load is Probe Only;				
		V <sub>A</sub> = 1V (20% to 80%)		0.6	0.9	ns
		V <sub>A</sub> = 3V (10% to 90%)		1.6	2.1	ns
f	Toggle Rate (Probe only)	V <sub>A</sub> = 5V (10% to 90%)		2.5	3.0	ns
		Amplitude = 0.8 V <sub>p-p</sub>	250			MHz
		Amplitude = 5.0 V <sub>p-p</sub>	125			MHz
t <sub>PLH</sub>	Low to High Propagation Delay	f = 10 MHz; V <sub>OH</sub> = +0.4V; V <sub>OL</sub> = -0.4V		1.6		ns
t <sub>PHL</sub>	High to Low Propagation Delay	f = 10 MHz; V <sub>OH</sub> = +0.4V; V <sub>OL</sub> = -0.4V		1.4		ns
Δt <sub>P</sub>	Propagation Delay Match	t <sub>PLH</sub> - t <sub>PHL</sub>		200		ps
t <sub>P</sub> TC	Propagation Delay Temperature Coefficient			2.0		ps/°C
t <sub>PWmin</sub>	Minimum Pulse Width	V <sub>H</sub> - V <sub>L</sub> = 2.0V; pulsewidth at which amplitude drops by 50 mV, measured between 50% points.		2.0		ns
Δt <sub>P</sub> PW	Propagation Delay Variation with Pulse Width	2 ns < PW < 98 ns; f = 10 MHz; V <sub>OH</sub> = +0.4V; V <sub>OL</sub> = -0.4V		±75		ps
t <sub>PS</sub>	Preshoot	0.5V < V <sub>A</sub> < 5.0V			15mV + 3% of V <sub>A</sub>	mV

**AC Electrical Characteristics** (continued)

Symbol	Parameters	Test Conditions	Min.	Typ.	Max.	Units
tOS	Overshoot	$0.5V < V_A < 5.0V$			50mV + 4% of $V_A$	mV
tS	Output Settling Time	$V_A < 5V$ ; To within 3% of $V_A$ To within 1% of $V_A$		8		ns
				10		ns
tPHZ	Propagation Delay from Logic High to Inhibit Mode	$V_{OH} = 1V$ ; $V_{OL} = -1V$ Load = $100\Omega \parallel 15pF$		2.9		ns
tPLZ	Propagation Delay from Logic Low to Inhibit Mode	Propagation delay is measured to the point at which voltage has changed by 200 mV.		2.9		ns
tPZH	Propagation Delay from Inhibit Mode from Logic High			2.9		ns
tPZL	Propagation Delay from Inhibit Mode to Logic Low			2.9		ns
CZ	Output capacitance in Inhibit Mode			3.0		pF

Notes:



**Notes:**


**Notes:**

## Mechanical Dimensions — 28-pin PLCC

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.165	.180	4.19	4.57	
A1	.090	.120	2.29	3.05	
A2	.020	—	.51	—	
B	.013	.021	.33	.53	
B1	.026	.032	.66	.81	
D/E	.485	.495	12.32	12.57	
D1/E1	.450	.456	11.43	11.58	3
D3/E3	.300 BSC		7.62 BSC		
e	.050 BSC		1.27 BSC		
J	.042	.048	1.07	1.22	2
ND/NE	7		7		
N	28		28		
ccc	—	.004	—	0.10	

### Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Corner and edge chamfer (J) = 45°.
3. Dimension D1 and E1 do not include mold protrusion. Allowable protrusion is .101" (.25mm).



## Ordering Information

Package	Order Number
28-pin PLCC	RC7321QF

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.