MEMORY

CMOS 256K × 16 BIT HYPER PAGE MODE DYNAMIC RAM

MB814265-60/-70

CMOS 262,144 × 16 BIT Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814265 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814265 features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 512 ×16-bits of data within the same row than the fast page mode. The MB814265-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814265 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

■ PRODUCT LINE & FEATURES

Param	eter	MB814265-60	MB814265-70	
RAS Access Time		60 ns max. 70 ns max.		
CAS Access Time		20 ns max.	20 ns max.	
Address Access Time		30 ns max. 35 ns max.		
Random Cycle Time		104 ns max.	119 ns min.	
Hyper Page Mode Cycle Ti	me	25 ns min.	30 ns min.	
Low Power Dissipation	Operating current	523 mW max.	462 mW max.	
Low Power Dissipation	Standby current	11 mW max. (TTL level)/5.5	mW max. (CMOS level)	

- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows × 9 columns, addressing scheme
- Early Write or OE controlled Write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C
Temperature under Bias	TBIAS	0 to 70	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 40-pin plastic (400 mil) SOJ, order as MB814265-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814265-xxPFTN





■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toAs	C _{IN1}	_	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS





Designator	Function		
Ao to As	$\begin{array}{lll} Address \ inputs \\ row & : A_0 \ to \ A_8 \\ column & : A_0 \ to \ A_8 \\ refresh & : A_0 \ to \ A_8 \end{array}$		
RAS	Row address strobe		
LCAS	Lower column address strobe		
UCAS	Upper column address strobe		
WE	Write enable		
ŌĒ	Output enable		
DQ1 to DQ16	Data Input/Output		
Vcc	+5.0 volt power supply		
Vss	Circuit ground		
N.C.	No connection		

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	1	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	ViH	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs*	1	VıL	-0.3	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits (A_0 to A_8) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of $\overline{DQ_1}$ - $\overline{DQ_8}$ is strobed by \overline{LCAS} and $\overline{DQ_9}$ - $\overline{DQ_{16}}$ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when trcd (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tred is greater than tred (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

toez: from \overline{OE} inactive.

toff: from CAS inactive while RAS inactive.

toff: from RAS inactive while CAS inactive.

twez: from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 512×16 -bits can be accessed and, when multiple MB814265s are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3

Parameter N		Cumbal	Conditions	Va	Unit	
Parameter	Notes	Symbol	Symbol		Max.	Unit
Output high voltage	1	Vон	lон = −5.0 mA	2.4	_	V
Output low voltage	1	Vol	loL = +4.2 mA	_	0.4	V
Input leakage current (any input)		lı(L)	$0 \text{ V} \leq V_{\text{IN}} \leq 5.5 \text{ V};$ $4.5 \text{ V} \leq V_{\text{CC}} \leq 5.5 \text{ V};$ $V_{\text{SS}} = 0 \text{ V};$ All other pins not under test = 0 V	-10	10	μА
Output leakage current		IDQ(L)	0 V ≤ V _{OUT} ≤ 5.5 V; Data out disabled	-10	10	
Operating current	MB814265-60	Icc1	RAS, LCAS & UCAS cycling;	_	95	mA
(Average power supply current) 2	MB814265-70		tro = min		84	
Standby current	TTL level		RAS = LCAS = UCAS = VIH		2.0	mA
(Power supply current)	CMOS level	lcc ₂	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge Vcc -0.2 V$	_	1.0	
Refresh current #1	MB814265-60		LCAS = UCAS = V _{IH} , RAS cycling;		95	mA
(Average power supply current) 2	MB814265-70	Іссз	tre = min	_	84	
Hyper page mode	MB814265-60	Icc4	RAS = V _{IL} , LCAS / UCAS cycling;		95	mA
current 2	MB814265-70	ICC4	thec = min	_	84	
Refresh current #2	MB814265-60		RAS cycling;		95	mA
(Average power supply current) 2	MB814265-70	Icc5	CAS-before-RAS; trc = min	_	84	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

			Symbol MB8142	1265-60	MB814	1265-70	11	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	8.2	_	8.2	ms
2	Random Read/Write Cycle Time		t RC	104	_	119	_	ns
3	Read-Modify-Write Cycle Time		t rwc	138		158	_	ns
4	Access Time from RAS	6, 9	t RAC	_	60	_	70	ns
5	Access Time from CAS	7, 9	t cac	_	20	_	20	ns
6	Column Address Access Time	8, 9	taa	_	30	_	35	ns
7	Output Hold Time		tон	5	_	5	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	10	t off	_	15	_	15	ns
11	Output Buffer Turn Off Delay Time fron	n RAS	t ofr	_	15	_	15	ns
12	Output Buffer Turn Off Delay Time from	n WE	twez	_	15	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	45	_	ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		t rsh	20	_	20	_	ns
17	CAS to RAS Precharge Time	21	t CRP	0	_	0	_	ns
18	RAS to CAS Delay Time	11, 12, 22	t RCD	14	40	14	50	ns
19	CAS Pulse Width		tcas	10	_	10	_	ns
20	CAS Hold Time		t csH	40	_	50	_	ns
21	CAS Precharge Time (Normal)	19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10		10	_	ns
24	Column Address Set Up Time		tasc	0		0	_	ns
25	Column Address Hold Time		t CAH	10		10	_	ns
26	RAS to Column Address Delay Time	13	trad	12	30	12	35	ns
27	Column Address to RAS Lead Time		t ral	30	_	35	_	ns
28	Column Address to CAS Lead Time		t CAL	23		28	_	ns
29	Read Command Set Up Time		trcs	0	_	0	_	ns
30	Read Command Hold Time Referenced to RAS	14	t rrh	0	_	0	_	ns
31	Read Command Hold Time Referenced to CAS	14	t RCH	0	_	0	_	ns

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

	_			MB814	1265-60	MB814	1265-70	
No.	Parameter Not	tes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Write Command Set Up Time	5	twcs	0	_	0	_	ns
33	Write Command Hold Time		t wch	10	_	10	_	ns
34	WE Pulse Width		twp	10	_	10	_	ns
35	Write Command to RAS Lead Time		trwL	15	_	20	_	ns
36	Write Command to CAS Lead Time		tcwL	10	_	10	_	ns
37	DIN Set Up Time		t DS	0	_	0	_	ns
38	DIN Hold Time		t DH	10	<u> </u>	10	_	ns
39	RAS to WE Delay Time		t RWD	77	_	87	_	ns
40	CAS to WE Delay Time		tcwd	37	_	37	_	ns
41	Column Address to WE Delay Time		t awd	47	_	52	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	10	_	10	_	ns
43	CAS Set Up Time for CAS-before-RAS Refr	resh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refres	sh	t chr	10	_	10	_	ns
45	Access Time from OE		t oea	_	20	_	20	ns
46	Output Buffer Turn Off Delay from OE	0	toez	_	15	_	15	ns
47	OE to RAS Lead Time for Valid Data		t oel	10	_	10	_	ns
48	OE to CAS Lead Time		t coL	5	_	5	_	ns
49	OE Hold Time Referenced to WE	6	tоен	0	_	0	_	ns
50	OE to Data in Delay Time		toed	15	_	15	_	ns
51	DIN to CAS Delay Time	7	tozc	0	_	0	_	ns
52	DIN to OE Delay Time	7	t DZO	0	_	0	_	ns
53	CAS to Data in Delay Time		t CDD	15	_	15	_	ns
54	RAS to Data in Delay Time		t RDD	15	_	15	_	ns
55	Column Address Hold Time from RAS		t ar	26	_	26	_	ns
56	Write Command Hold Time from RAS		twcr	24	_	24	_	ns
57	DIN Hold Time Referenced to RAS		t DHR	24	_	24	_	ns
58	OE Precharge Time		t oep	10	-	10	_	ns
59	OE Hold Time Referenced to CAS		t oech	10	-	10	_	ns
60	WE Precharge Time		t wpz	10	-	10	_	ns
61	WE to Data in Delay Time		twed	15	-	15	_	ns
62	Hyper Page Mode RAS Pulse Width		t rasp	60	200000	70	200000	ns

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5


No.	Parameter Notes	Symbol	MB814	265-60	MB814	Unit	
INO.	raiailletei Notes	Syllibol	Min.	Max.	Min.	Max.	
63	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	t HPRWC	66	_	71	_	ns
65	Access Time from CAS Precharge 9, 18	t CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Pulse Width	t CP	10		10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	tcpwd	52	_	57	_	

- Notes: 1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.
 - 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $V_{IL} > -0.3$ V. Icc1, Icc3 and Icc5 are specified at one time of address change during RAS = VIL and UCAS = VIH, ICAS

lcc4 is specified at one time of address change during one Page cycle.

- 3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIH (min) and VIL (max).
- 6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trop exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcp \ge trcp$ (max), $trap \ge trap$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toez are specified that output buffer change to high impedance state.
- 11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by teac or taa.
- 12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by teac or taa.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpA is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- 19. Assumes that CAS-before-RAS refresh.
- 20. The last CAS rising edge.
- 21. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

		Clo	ock In	out		Add	ress	Ir	nput/Out	tput Da	ta		
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	DQ₁ t	o DQ8	DQ ₉ to	DQ ₁₆	Refresh	Note
	KAS	LUAS	UCAS	VVE	OE	KOW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

Note: X; "H" or "L"

* ; It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. DQ8-DQ16 pins is valid when \overline{RAS} and \overline{CAS} are High or until \overline{OE} goes High. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/UCAS(t_{CAC})$, \overline{OE} (toea) or column addresses (taa) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either ICAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.





















DESCRIPTION

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are reversed. Data appearing on the DQ₁ to DQ₈ is latched on the falling edge of $\overline{\text{LCAS}}$ and one appearing on the DQ₉ to DQ₁₆ is latched on the falling edge of $\overline{\text{UCAS}}$ and the data is written into the memory. During the hyper page mode early write cycle, including the delayed $(\overline{\text{OE}})$ write and read-modify-write cycles, town must be satisfied.











Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

 \overline{RAS} -only refresh is performed by keeping \overline{RAS} Low and \overline{LCAS} and \overline{UCAS} High throughout the cycle; the row address to be refreshed is latched on the falling edge of \overline{RAS} . During \overline{RAS} -only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of LCAS or UCAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. After a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, if $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₈ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₈ are defined by latching levels on A₀-A₈ at the second falling edge of \(\overline{LCAS} \) or \(\overline{UCAS} \).

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB814265-60			MB814265-70		
140.	i arameter	Syllibol	Min.	Max.	Min.	Max.	Unit	
90	Access Time from CAS	t FCAC	_	55	_	55	μs	
91	Column Adress Hold Time	t FCAH	30	_	30	_	ns	
92	CAS to WE Delay Time	trcwd	80	_	80	_	ns	
93	CAS Pulse Width	t FCAS	55	_	55	_	μs	
94	RAS Hold Time	t FRSH	55	_	55	_	ns	
95	CAS Hold Time	tгсsн	85	_	85	_	ns	

Note: Assumes that CAS-before-RAS refresh counter test cycle only.


■ PACKAGE DIMENSIONS

(Suffix:-PJ)



■ PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan