

MOS INTEGRATED CIRCUIT MC-242454

MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND MOBILE SPECIFIED RAM 32M-BIT FLASH MEMORY AND 16M-BIT CMOS MOBILE SPECIFIED RAM

Description

The MC-242454 is a stacked type MCP (Multi-Chip Package) of 33,554,432 bits (BYTE mode : 4,194,304 words by 8 bits, WORD mode : 2,097,152 words by 16 bits) flash memory and 16,777,216 bits (1,048,576 words by 16 bits) Mobile specified RAM.

 \star The MC-242454 is packaged in a 77-pin TAPE FBGA and 71-pin TAPE FBGA.

Features

General Features

• Fast access time : tacc = 90 ns (MAX.), 85 ns (MAX.) (Vccf \ge 2.7 V) (Flash Memory)

taa = 80, 90, 100 ns (MAX.) (Mobile specified RAM)

- Supply voltage : Vccf / Vccm = 2.6 to 3.0 V
- Wide operating temperature : $T_A = -20$ to +70 °C

Flash Memory Features

- Two bank organization enabling simultaneous execution of erase / program and read
- Bank organization : 2 banks (16M bits + 16M bits)
- Memory organization : 4,194,304 words × 8 bits (BYTE mode)

2,097,152 words \times 16 bits (WORD mode)

- Sector organization : 71 sectors (8K bytes / 4K words × 8 sectors, 64K bytes / 32K words × 63 sectors)
- Boot sector allocated to the lowest address (sector)
- 3-state output
- Automatic program
 - Program suspend / resume
- Unlock bypass program
- Automatic erase
 - Chip erase
 - Sector erase (sectors can be combined freely)
 - Erase suspend / resume
- Program / Erase completion detection
 - Detection through data polling and toggle bits
 - Detection through RY (/BY) pin

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

- Sector group protection
 - Any sector can be protected
 - Any protected sector can be temporary unprotected
- Sectors can be used for boot application
- \bullet Hardware reset and standby using /RESET pin
- Automatic sleep mode
- Boot block sector protect by /WP (ACC) pin
- Conforms to common flash memory interface (CFI)
- Extra One Time Protect Sector provided

Mobile specified RAM Features

- Memory organization : 1,048,576 words by 16 bits
- Supply current : At operating : 35 mA (MAX.)

At Standby Mode 1 : 100 μ A (MAX.)

At Standby Mode 2 : 10 μ A (MAX.)

- Chip Enable inputs : /CEm
- Byte data control : /LB, /UB
- Standby Mode input : MODE
- Standby Mode 1 : Normal standby (Memory cell data hold valid)
- Standby Mode 2 : Memory cell data hold invalid

★ Ordering Information

Part number	Flash Memory	Flash Memory	Mobile specified RAM	Package
	Boot sector	Access time	Access time	
		ns (MAX.)	ns (MAX.)	
MC-242454F9-B90-BT3	Lowest address (sector)	90	80	77-pin TAPE FBGA
MC-242454F9-B95-BT3 ^{Note}	(B type)	85 (Vccf ≥ 2.7 V)	90	(12×7)
MC-242454F9-B10-BT3			100	
MC-242454F9-B90-BS1 ^{Note}			80	71-pin TAPE FBGA
MC-242454F9-B95-BS1 ^{Note}			90	(11 × 7)
MC-242454F9-B10-BS1 ^{Note}			100	

Note Under development

\star **Pin Configurations**

NEC

/xxx indicates active low signal.

							Тор	View						
	А	В	С	D	Е	F	G	н	J	к	L	М	Ν	Р
8	NC	NC	NC		A15	IC	IC	A16	CIOf	Vss		NC	NC	NC
7		NC	NC	A11	A12	A13	A14	NC	I/O15, A-1	I/07	I/014	NC	NC	
6				A8	A19	A9	A10	I/O6	I/O13	I/O12	I/O5			
5				/WE	MODE	A20			I/O4	Vccm	NC			
4				/WP(ACC) /RESET	RY(/BY)			I/O3	Vccf	I/O11			
3				/LB	/UB	A18	A17	I/O1	I/O9	I/O10	I/O2			
2		NC	NC	A7	A6	A5	A4	Vss	/OE	I/O0	I/O8	NC	NC	
1	NC	NC	NC		A3	A2	A1	A0	/CEf	/CEm	NC	NC	NC	NC

77-pin TAPE FBGA (12 × 7)

71-pin TAPE FBGA (11 × 7)

						Тор	View					
	А	В	С	D	Е	F	G	Н	J	к	L	М
8	NC	NC		A15	NC	IC	A16	CIOf	Vss		NC	NC
7	NC	NC	A11	A12	A13	A14	NC	I/O15, A-1	I/07	I/O14	NC	NC
6			A8	A19	A9	A10	I/O6	I/O13	I/O12	I/O5		
5			/WE	MODE	A20			I/O4	Vccm	NC		
4			/WP(ACC)/RESET	RY(/BY)			I/O3	Vccf	I/O11		
3			/LB	/UB	A18	A17	I/O1	I/O9	I/O10	I/O2		
2	NC		A7	A6	A5	A4	Vss	/OE	I/O0	I/O8	NC	NC
1	NC	NC		A3	A2	A1	A0	/CEf	/CEm		NC	NC

Common Pins

A0 - A19	:	Address inputs
I/O0 - I/O15	:	Data inputs / outputs
/OE	:	Output Enable
/WE	:	Write Enable
Vss	:	Ground
NC Note 1	:	No Connection
IC Note 2	:	Internal Connection

Flash Memory Pins


A20	: Address inputs
I/O15, A–1	: Data inputs / outputs 15 (WORD mode)
	LSB address input (BYTE mode)
/CEf	: Chip Enable
RY (/BY)	: Ready (Busy) output
/RESET	: Hardware reset input
Vccf	: Supply Voltage
/WP(ACC)	: Hardware Write Protect (Acceleration)
CIOf	: Selects 8-bit or 16-bit mode
Mobile spe	cified RAM Pins
/CEm :	Chip Enable
MODE :	Standby mode select
Vccm :	Supply Voltage
/LB, /UB :	Byte data select

Note 1. Some signals can be applied because this pin is not internally connected.

2. Leave this pin connected to Vss or unconnected (Recommended to connected to Vss).

Remark Refer to Package Drawings for the index mark.

Block Diagram



Bus Operations Table

Ор	eration		Flash	Memo	ory	Мо	bile speci	fied R	AM			Common	
		/RESET	/CEf	CIOf	/WP(ACC)	/CEm	MODE	/LB	/UB	/OE	/WE	I/O0 - I/O7	I/O8-I/O15
Full standby	Standby Mode 1	н	Н	×	×	Н	Н	×	×	×	×	Hi-Z	Hi-Z
	Standby Mode 2					Н	L						
Output disabl	е	Н	L	×	×	L	Н	×	×	н	Н	Hi-Z	Hi-Z
Read (Flash	BYTE mode	н	L	L	×		Note	2		L	н	Data Out	Hi-Z
Memory Note 1) WORD mode			Н								Data Out	Data Out
Write (Flash	BYTE mode	Н	L	L	×		Note	2		н	L	Data In	Hi-Z
Memory)	WORD mode			Н								Data In	Data In
Temporary se	ector group	Vid	×	×	×		Note	2		×	×	Hi-Z or	Hi-Z or
unprotect												Data In/Out	Data In/Out
Boot block se	ector protect	×	×	×	L	×	×	×	×	×	×	Hi-Z or Data In/Out	Hi-Z or Data In/Out
Flash Memor	y hardware reset	L	×	×	×	×	×	×	×	×	×	Hi-Z	Hi-Z
Read			No	ote 3		L	Н	L	L	L	Н	Data Out	Data Out
(Mobile speci	fied RAM)								н				Hi-Z
								н	L			Hi-Z	Data Out
Write			No	ote 3		L	Н	L	L	×	L	Data In	Data In
(Mobile speci	fied RAM)								Н				Hi-Z
								Н	L			Hi-Z	Data In

Caution Other operations except for indicated in this table are inhibited.

Notes 1. When $/OE = V_{IL}$, V_{IL} can be applied to /WE. When $/OE = V_{IH}$, a write operation is started.

- 2. Mobile specified RAM should be Standby.
- 3. Flash Memory should be Standby or Hardware reset.

Remarks 1. H : VIH, L : VIL, \times : VIH or VIL

- 2. Sector group protection and read the product ID are using a command.
- 3. MODE pin must be fixed to H during active operation.
- Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E) for the flash memory bus operations.

(1/2)

Sector Organization / Sector Address Table (Flash Memory)

Flash Memory bottom boot

Bank Address Sectors Sector Address Table Sector Organization Address Bank Address Table K bytes / K words BYTE mode WORD mode A20 A19 A18 A17 A16 A15 A14 A13 A12 Bank 2 3FFFFFH 1FFFFFH FSA70 64/32 1 1 1 1 1 х х х 1 1F8000H 3F0000H 64/32 3EFFFF+ 1F7FFFH FSA69 1 0 1 1 1 1 Х Х х 3E0000H 1F0000H 64/32 **3DFFFFH** 1EFFFFH FSA68 0 1 1 1 1 1 Х Х Х 3D0000H 1E8000H 64/32 FSA67 3CFFFFH 1F7FFFH 1 1 1 1 0 0 Х х х 3C0000H 1E0000H 64/32 3BFFFFH 1DFFFFH FSA66 1 0 1 1 1 1 х х х 3B0000H 1D8000H 64/32 **3AFFFFH** 1D7FFFH FSA65 0 1 1 0 1 1 Х Х Х 3A0000H 1D0000H 1CFFFFH 64/32 39FFFFH FSA64 1 0 0 1 1 1 Х Х Х 390000H 1C8000H 1C7FFFH 64/32 38FFFFH FSA63 0 1 1 1 0 0 Х Х Х 380000H 1C0000H 64/32 1BFFFFH FSA62 0 37FFFFH 1 1 1 1 1 х Х х 370000H 1B8000H 64/32 36FFFFH 1B7FFFH FSA61 0 0 1 1 1 1 х Х х 360000H 1B0000H 64/32 35FFFFH 1AFFFFH FSA60 1 1 0 1 0 1 Х Х х 350000H 1A8000H 34FFFFH 1A7FFFH 64/32 FSA59 0 1 1 0 1 0 х Х х 340000H 1A0000H 64/32 19FFFFH FSA58 0 33FFFFH 1 0 1 1 1 Х х Х 330000H 198000H 32FFFFH 64/32 197FFFH FSA57 0 0 0 1 1 1 Х Х Х 320000H 190000H 64/32 31FFFFH 18FFFFH FSA56 1 1 0 0 0 1 Х Х х 310000H 188000H 187FFFH FSA55 64/32 30FFFFH 0 0 0 1 1 0 х х х 180000H 300000H 64/32 FSA54 2FFFFF 17FFFFH 0 1 1 1 1 1 х Х Х 2F0000H 178000H 2EFFFFH 177FFFF 64/32 FSA53 1 0 1 1 1 0 Х Х Х 2E0000H 170000H 64/32 2DFFFFH 16FFFFH FSA52 0 0 1 1 1 1 Х Х х 2D0000H 168000H 64/32 167FFFH FSA51 2CFFFFH 0 0 0 1 1 1 х Х х 2C0000H 160000H 2BFFFFH 64/32 15FFFFH FSA50 1 0 1 0 1 1 Х Х Х 2B0000H 158000H 64/32 2AFFFFH 157FFFH FSA49 1 0 1 0 1 0 Х Х Х 2A0000H 150000H 14FFFFH 29FFFFH 64/32 FSA48 1 0 1 0 0 1 х х х 290000H 148000H 64/32 FSA47 28FFFFH 147FFFH 0 0 0 0 1 1 х х х 280000H 140000H 64/32 27FFFFH 13FFFFH FSA46 0 0 1 1 1 1 х Х х 270000H 138000H 64/32 FSA45 0 0 26FFFFH 137FFFH 1 0 1 1 Х Х Х 260000H 130000H 25FFFFH 12FFFFH 64/32 FSA44 1 0 0 1 0 1 х Х х 250000H 128000H 64/32 24FFFFH 127FFFH FSA43 0 0 1 0 0 1 Х Х Х 240000H 120000H 23FFFFH 11FFFFH 64/32 FSA42 0 0 1 0 1 1 Х Х Х 118000H 230000H 64/32 22FFFFH 117FFFH FSA41 0 0 0 1 0 Х Х Х 1 220000H 110000H 64/32 21FFFFH 10FFFFH FSA40 0 0 0 0 1 1 х х х 210000H 108000H 64/32 20FFFFH 107FFFH FSA39 0 0 0 0 0 Х Х 1 Х 200000H 100000H 64/32 Bank 1 1FFFFFH **OFFFFFH** FSA38 0 1 1 1 1 1 Х Х х 1F0000H 0F8000H 1EFFFFH 0F7FFFH 64/32 FSA37 0 0 Х Х Х 1 1 1 1 1E0000H 0F0000H 64/32 0EFFFFH FSA36 1DFFFFF 0 0 1 1 1 1 х х х 1D0000H 0E8000H 0E7FFFH 64/32 1CFFFFF FSA35 0 1 0 0 Х Х Х 1C0000H 0F0000H

Bank	Sector	Ado	lress	Sectors					Addres	ss Tab	le		
	Organization			Address		1	k Add						
	K bytes / K words	BYTE mode	WORD mode	50404	A20	A19	A18	A17	A16	A15	A14	A13	A1
Bank 1	64/32	1BFFFFH 1B0000H	0DFFFFH 0D8000H 0D7FFFH	FSA34	0	1	1	0	1	1	x	x	x
	64/32	1AFFFFH 1A0000H	0D0000H	FSA33	0	1	1	0	1	0	х	x	x
	64/32	19FFFFH 190000H	0CFFFFH 0C8000H	FSA32	0	1	1	0	0	1	x	x	x
	64/32	18FFFFH 180000H	0C7FFFH 0C0000H	FSA31	0	1	1	0	0	0	x	x	x
	64/32	17FFFH 170000H	0BFFFFH 0B8000H	FSA30	0	1	0	1	1	1	x	x	x
	64/32	16FFFH 160000H	0B7FFFH 0B0000H	FSA29	0	1	0	1	1	0	х	x	x
	64/32	15FFFFH 150000H	0AFFFFH 0A8000H	FSA28	0	1	0	1	0	1	х	х	x
	64/32	14FFFFH 140000H	0A7FFFH 0A0000H	FSA27	0	1	0	1	0	0	x	x	x
	64/32	13FFFFH 130000H	09FFFFH 098000H	FSA26	0	1	0	0	1	1	х	x	x
	64/32	12FFFFH 120000H	097FFFH 090000H	FSA25	0	1	0	0	1	0	х	х	x
	64/32	11FFFFH 110000H	08FFFFH 088000H	FSA24	0	1	0	0	0	1	х	х	x
	64/32	10FFFFH 100000H	087FFFH 080000H	FSA23	0	1	0	0	0	0	х	х	x
	64/32	0FFFFFH 0F0000H	07FFFH 078000H	FSA22	0	0	1	1	1	1	х	x	x
	64/32	0EFFFFH 0E0000H	077FFFH 070000H	FSA21	0	0	1	1	1	0	х	х	x
	64/32	0DFFFFH 0D0000H	06FFFFH 068000H	FSA20	0	0	1	1	0	1	х	х	×
	64/32	0CFFFFH 0C0000H	067FFFH 060000H	FSA19	0	0	1	1	0	0	х	х	x
	64/32	0BFFFFH 0B0000H	05FFFFH 058000H	FSA18	0	0	1	0	1	1	x	x	x
	64/32	0AFFFFH 0A0000H 09FFFFH	057FFFH 050000H 04FFFFH	FSA17 FSA16	0	0	1	0	1	0	x	X	x
	64/32	09FFFFH 090000H 08FFFFH	04FFFFH 048000H 047FFFH	FSA16	0	0	1	0	0	0	x	x	x
	64/32	080000H 07FFFFH	047FFFH 040000H 03FFFFH	FSA15	0	0	0	1	1	1	x	x	x
	64/32	070000H 06FFFFH	037FFFH 038000H 037FFFH	FSA14 FSA13	0	0	0	1	1	0		x	
	64/32	060000H 05FFFFH	030000H 02FFFFH	FSA13	0	0	0		0	-	X		×
	64/32	05FFFFH 050000H 04FFFFH	02FFFFH 028000H 027FFFH	FSA12 FSA11	0	0	0	1	0	1	x	x	×
	64/32	04FFFFH 040000H 03FFFFH	027FFFH 020000H 01FFFFH	FSA11 FSA10	0	0	0	0	0	0			×
	64/32	030000H 02FFFFH	017FFFH 018000H 017FFFH	FSA10 FSA9	0	0	0	0	1	0	x	×	
	64/32	02FFFFH 020000H 01FFFFH	017FFFH 010000H 00FFFFH	FSA9	0	0	0	0	0	0	x	x	×
	8/4	010000H 00FFFFH	00FFFFH 008000H 007FFFH	FSA8 FSA7	0	0	0		0	0	X	X	×
	8/4	00FFFFH 00E000H 00DFFFH	007FFFH 007000H 006FFFH	FSA7	0	0	0	0	0	0	1	1	1
		00C000H	006000H		-	-							
	8/4	00BFFFH 00A000H	005FFFH 005000H	FSA5	0	0	0	0	0	0	1	0	1
	8/4	009FFFH 008000H	004FFFH 004000H	FSA4	0	0	0	0	0	0	1	0	(
	8/4	007FFFH 006000H	003FFFH 003000H	FSA3	0	0	0	0	0	0	0	1	1
	8/4	005FFFH 004000H	002FFFH 002000H	FSA2	0	0	0	0	0	0	0	1	(
	8/4	003FFFH 002000H	001FFFH 001000H	FSA1	0	0	0	0	0	0	0	0	
	8/4	001FFFH 000000H	000FFFH 000000H	FSA0	0	0	0	0	0	0	0	0	(

★ Sector Group Address Table (Flash Memory)

Sector group	A20	A19	A18	A17	A16	A15	A14	A13	A12	Size	Sector
SGA0	0	0	0	0	0	0	0	0	0	8 KB (1 Sector)	FSA0
SGA1	0	0	0	0	0	0	0	0	1	8 KB (1 Sector)	FSA1
SGA2	0	0	0	0	0	0	0	1	0	8 KB (1 Sector)	FSA2
SGA3	0	0	0	0	0	0	0	1	1	8 KB (1 Sector)	FSA3
SGA4	0	0	0	0	0	0	1	0	0	8 KB (1 Sector)	FSA4
SGA5	0	0	0	0	0	0	1	0	1	8 KB (1 Sector)	FSA5
SGA6	0	0	0	0	0	0	1	1	0	8 KB (1 Sector)	FSA6
SGA7	0	0	0	0	0	0	1	1	1	8 KB (1 Sector)	FSA7
SGA8	0	0	0	0	0	1	×	×	×	192 KB (3 Sectors)	FSA8–FSA10
					1	0					
					1	1					
SGA9	0	0	0	1	×	×	×	×	×	256 KB (4 Sectors)	FSA11-FSA14
SGA10	0	0	1	0	×	×	×	×	×	256 KB (4 Sectors)	FSA15-FSA18
SGA11	0	0	1	1	×	×	×	×	×	256 KB (4 Sectors)	FSA19-FSA22
SGA12	0	1	0	0	×	×	×	×	×	256 KB (4 Sectors)	FSA23-FSA26
SGA13	0	1	0	1	×	×	×	×	×	256 KB (4 Sectors)	FSA27-FSA30
SGA14	0	1	1	0	×	×	×	×	×	256 KB (4 Sectors)	FSA31-FSA34
SGA15	0	1	1	1	×	×	×	×	×	256 KB (4 Sectors)	FSA35-FSA38
SGA16	1	0	0	0	×	×	×	×	×	256 KB (4 Sectors)	FSA39-FSA42
SGA17	1	0	0	1	×	×	×	×	×	256 KB (4 Sectors)	FSA43-FSA46
SGA18	1	0	1	0	×	×	×	×	×	256 KB (4 Sectors)	FSA47-FSA50
SGA19	1	0	1	1	×	×	×	×	×	256 KB (4 Sectors)	FSA51-FSA54
SGA20	1	1	0	0	×	×	×	×	×	256 KB (4 Sectors)	FSA55–FSA58
SGA21	1	1	0	1	×	×	×	×	×	256 KB (4 Sectors)	FSA59–FSA62
SGA22	1	1	1	0	×	×	×	×	×	256 KB (4 Sectors)	FSA63-FSA66
SGA23	1	1	1	1	0	0	×	×	×	192 KB (3 Sectors)	FSA67–FSA69
					0	1					
					1	0					
SGA24	1	1	1	1	1	1	×	×	×	64 KB (1 Sector)	FSA70

Remark ×: VIH or VIL

Command Sequence (Flash Memory)

Command seq	uence	Bus	1st bus	s Cycle	2nd bu	s Cycle	3rd bus	s Cycle	4th bus	s Cycle	5th bus	s Cycle	6th bus	s Cycle
		Cycle	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read / Reset Note1		1	×××Н	F0H	RA	RD	-	-	-	-	-	-	-	-
Read / Reset Note1	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	F0H	RA	RD	-	-	-	-
	WORD mode		555H		2AAH		555H							
Program	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	-	-	-	-
	WORD mode		555H		2AAH		555H							
Program Suspend Note 2		1	BA	B0H	-	-	-	-	-	I	-	-	-	-
Program Resume Note 3		1	BA	30H	-	-	-	I	-	١	-	1	-	1
Chip Erase	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	AAAH	10H
	WORD mode		555H		2AAH		555H		555H		2AAH		555H	
Sector Erase	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	FSA	30H
	WORD mode		555H		2AAH		555H		555H		2AAH			
Sector Erase Suspend Not	e 4	1	BA	B0H	-	-	-	I	-	١	-	1	-	١
Sector Erase Resume No	te 5	1	BA	30H	-	-	-	-	_	-	_	-	_	-
Unlock Bypass Set	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	20H	-	I	-	-	-	-
	WORD mode		555H		2AAH		555H							
Unlock Bypass Program N	lote 6	2	×××Н	A0H	PA	PD	-	-	-	-	-	-	-	-
Unlock Bypass Reset Note		2	BA	90H	×ххН	00H ^{Note11}	-	-	-	-	-	-	-	-
Product ID	BYTE mode	3	AAAH	AAH	555H	55H	(BA)	90H	IA	ID	-	-	-	-
							AAAH							
	WORD mode		555H		2AAH		(BA)							
							555H							
Sector Group Protection	Note 7	4	×ххН	60H	SPA	60H	SPA	40H	SPA	SD	-	-	-	-
Sector Group Unprotect	Note 8	4	×ххН	60H	SUA	60H	SUA	40H	SUA	SD	-	-	-	-
Query Note 9	BYTE mode	1	AAH	98H	-	-	-	-	-	-	-	-	-	-
	WORD mode		55H											
Extra One Time Protect	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	88H	-	-	-	-	-	-
Sector Entry	WORD mode		555H		2AAH		555H							
Extra One Time Protect	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	-	-	-	-
Sector Program Note 10	WORD mode		555H		2AAH		555H							
Extra One Time Protect	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	EOTPSA	30H
Sector Erase Note 10	WORD mode		555H		2AAH		555H		555H		2AAH			
Extra One Time Protect	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	90H	xxxH	00H	-	-	-	-
Sector Reset Note 10	WORD mode		555H		2AAH		555H							
Extra One Time Protect	Sector	4	×××Н	60H	EOTPSA	60H	EOTPSA	40H	EOTPSA	SD	-	-	-	-
Protection Note 10														



- Notes 1. Both these read / reset commands reset the device to the read mode.
 - **2.** Programming is suspended if B0H is input to the bank address being programmed to in a program operation.
 - **3.** Programming is resumed if 30H is input to the bank address being suspended to in a program-suspend operation.
 - 4. Erasure is suspended if BOH is input to the bank address being erased in a sector erase operation.
 - 5. Erasure is resumed if 30H is input to the bank address being suspended in a sector-erase-suspend operation.
 - 6. Valid only in the unlock bypass mode.
 - 7. Valid only when /RESET = VID (except in the Extra One Time Protect Sector mode).
 - 8. The command sequence that protects a sector group is excluded.
 - 9. Only A0 to A6 are valid as an address.
 - **10.** Valid only in the Extra One Time Protect Sector mode.
 - **11.** This command can be used even if this data is F0H.

Remarks 1. Specify address 555H (A10 to A0) in the WORD mode, and AAAH (A10 to A0, A-1) in the BYTE mode.

- 2. RA : Read address
 - RD : Read data
 - IA : Address input
 - xx00H (to read the manufacturer code)
 - xx02H (to read the device code in the BYTE mode)
 - xx01H (to read the device code in the WORD mode)
 - ID : Code output. Refer to the **Product ID code (Manufacturer code / Device code) (Flash Memory)**.
 - PA : Program address
 - PD : Program data
 - FSA: Erase sector address. The sector to be erased is selected by the combination of this address. Refer to the **Sector Organization / Sector Address Table (Flash Memory)**.
 - BA : Bank address. Refer to the Sector Organization / Sector Address Table (Flash Memory).
 - SPA : Sector group address to be protected. Set sector group address (SGA) and (A6, A1, A0) = (VIL, VIH, VIL). For the sector group address, refer to the Sector Group Address Table (Flash Memory).
 - SUA : Unprotect sector group address. Set sector group address (SGA) and (A6, A1, A0) = (VIH, VIH, VIL). For the sector group address, refer to the **Sector Group Address Table (Flash Memory)**.
 - SD : Data for verifying whether sector groups read from the address specified by SPA, SUA, and EOTPSA are protected.
 - EOTPSA : Extra One Time Protect Sector area addresses.

BYTE mode : 000000H to 00FFFFH, WORD mode : 000000H to 007FFFH

- The sector group address is don't care except when a program / erase address or read address are selected.
- 4. For the operation of the bus, refer to Bus Operations Table.
- **5.** \times of address bit indicates VIH or VIL.
- Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E) for the flash memory commands.

★

Product ID Code (Manufacturer Code / Device Code) (Flash Memory)

Product ID Code		Address inputs		Output
	A6	A1	A0	Hex
Manufacturer Code	L	L	L	10H
Device code	L	L	н	5FH (BYTE mode),
				225FH (WORD mode)

Product	ID Code		Code outputs															
		I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	Hex
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	nex
Manufacturer	Code	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	10H
Device code	BYTE mode	A-1	х	х	х	х	х	х	х	0	1	0	1	1	1	1	1	5FH
	WORD mode	0	0	1	0	0	0	1	0	0	1	0	1	1	1	1	1	225FH

Remark H : VIH, L : VIL, x : Hi-Z

* Hardware Sequence Flags, Hardware Data Protection (Flash Memory)

Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E).

Initialization (Mobile specified RAM)

The MC-242454 is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, before turning on the power, a 200 μ s or longer wait time must precede any signal toggling.
- (2) After the wait time, read operation must be performed at least 8 times. After that, it can be normal operation.




Figure 1. Initialization Timing Chart

Cautions 1. Following power application, make MODE and /CEm high level during the wait time interval.

- 2. Following power application, make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs described on page 21 (Read Cycle (Mobile specified RAM)).
- 4. The address is don't care (V ${\scriptscriptstyle \rm I\!H}$ or V ${\scriptscriptstyle \rm I\!L}$) during read operation.
- 5. Read operation must be executed with toggled the /CEm pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.

Standby Mode (Flash Memory)

Standby Mode 1 and Standby Mode 2 differ as shown below.

Table 1. Standby Mode Characteristics

Standby Mode	Memory Cell Data Hold	Standby Supply Current (µA)
Mode 1	Valid	100 (Isb1)
Mode 2	Invalid	10 (Isb2)

Standby Mode State Machine (Flash Memory)

(1) From Active

To shift from this state to Standby Mode 1, change /CEm from VIL to VIH. To shift from this state to Standby Mode 2, change /CEm from VIL to VIH and change MODE from VIH to VIL.

(2) From Standby Mode 1

To shift from this state to Active, change /CEm from VIH to VIL. To shift from this state to Standby Mode 2, change MODE from VIH to VIL.


(3) From Standby Mode 2

When shifting from this state to the Active state or to Standby Mode 1, it is necessary to set MODE to V_{IH} and perform a Dummy Read operation 8 times after waiting for 200 μ s, in the same way as at power application. Refer to **Figure 35. Standby Mode 2 entry and recovery Timing Chart (Mobile specified RAM)**.

After shifting to Active state, change /CEm to VIL.

After shifting to Standby Mode 1, do not change either MODE or /CEm.





Electrical Specifications

Before turning on power, input Vss \pm 0.2 V to the /RESET pin until Vccf \geq Vccf (MIN.).

Absolute Maximum Ratings

Parameter	Symbol	Сог	ndition	Rating	Unit
Supply voltage	Vccf	with respect to Vss		-0.5 to +4.0	V
	Vccm	with respect	to Vss	-0.5 to +4.0	
Input / Output voltage	Vτ	with respect	/WP(ACC), /RESET	-0.5 ^{Note 1} to +13.0	V
		to Vss	except /WP(ACC), /RESET	–0.5 $^{\rm Note1}$ to Vccf, Vccm + 0.4 (4.0 V MAX.) $^{\rm Note2}$	
Ambient operation temperature	TA			-20 to +70	°C
Storage temperature	Tstg			–55 to +125	°C

Notes 1. -1.0 V (MIN.) (pulse width ≤ 20 ns)

- **2.** Vccf, Vccm + 0.5 V (MAX.) (pulse width \leq 20 ns)
- Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Common

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vccf, Vccm		2.6		3.0	V
Ambient operation temperature	TA		-20		+70	°C

Flash Memory

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	Vін		2.4		Vccf + 0.3	V
Low level input voltage	VIL		-0.3		+0.5	V

Mobile specified RAM

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH		Vccm x 0.8		Vccm + 0.3	V
Low level input voltage	VIL		-0.3 ^{Note}		Vccm x 0.2	V

Note -0.5 V (MIN.) (Pulse width: 30 ns)

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Common

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage current	lu		-1.0		+1.0	μA
Output leakage current	llo		-1.0		+1.0	μA

Flash Memory

	Paran	neter	Symbol	Test condition	on	MIN.	TYP.	MAX.	Unit
High lev	el output v	oltage	Vон	Іон = $-500 \ \mu$ A, Vccf = Vccf	(MIN.)	Vccf-0.3			V
Low leve	el output vo	oltage	Vol	lo∟ = +1.0 mA, Vccf = Vccf	(MIN.)			0.3	V
Power	Read	BYTE mode	lcc1f	Vccf = Vccf (MAX.), t	CYCLE = 5 MHZ		10	16	mA
supply				/CEf = VIL, /OE = VIH t	CYCLE = 1 MHZ		2	4	
current		WORD mode		t	CYCLE = 5 MHZ		10	16	
				t	CYCLE = 1 MHZ		2	4	
	Program	, Erase	Icc2f	Vccf = Vccf (MAX.), /CEf =	VIL, /OE = VIH		15	30	mA
	Standby		lccзf	Vccf = Vccf (MAX.), /CEf = /RESET =			0.2	5	μA
				$VO(ACC) = Vccf \pm 0.3 V, /OE = V_{IL}$					
	Standby	/ Reset	lcc₄f	Vccf = Vccf (MAX.), /RESE	$T = Vss \pm 0.2 V$		0.2	5	μA
	Automati	ic sleep mode	lcc5f	$V_{IH} = V_{CC}f \pm 0.2 V, V_{IL} = V_{S}$	$ss \pm 0.2 \text{ V}$		0.2	5	μA
	Read du	ring programming	Icc6f	$V_{IH} = V_{CC}f \pm 0.2 V, V_{IL} = V_{S}$	$ss \pm 0.2 \text{ V}$		21	45	mA
	Read du	ring erasing	lcc7f	$V_{IH} = V_{CC}f \pm 0.2 V$, $V_{IL} = V_{S}$	$ss \pm 0.2 \text{ V}$		21	45	mA
	Program	ming	lcc8f	/CEf = VIL, /OE = VIH,			17	35	mA
	during su	ispend		Automatic programming de	uring suspend				
	Accelera	ted	IACC	/WP (ACC) pin			5	10	mA
	program	ming		Vccf			15	30	
/RESET	high level	input voltage	Vid	High Voltage is applied		11.5		12.5	V
Accelera	ated progra	mming voltage	VACC	High Voltage is applied		8.5		9.5	V
Low Vcc	f lock-out v	oltage Note	Vlko					1.7	V

★ Note When Vccf is equal to or lower than VLKO, the device ignores all write cycles. Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E).

Mobile specified RAM


Param	Parameter Symbol Test condition		MIN.	TYP.	MAX.	Unit	
High level output voltage		Vон	Iон = -0.5 mA	Vccm imes 0.8			V
Low level output voltage		Vol	IoL = 1 mA			Vccm imes 0.2	V
Operating supply	Operating supply current		/CEm = VIL, Minimum cycle time, $I_{I/O} = 0 \text{ mA}$			35	mA
Standby supply	Standby Mode 1	ISB1	$/CEm \ge Vccm - 0.2 V, MODE \ge Vccm - 0.2 V$			100	μA
current	Standby Mode 2	ISB2	/CEm \ge Vccm - 0.2 V, MODE \le 0.2 V			10	

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

Flash Memory


Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Load

1 TTL + 30 pF

Mobile specified RAM



Output Waveform




Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure.

C∟: 50 pF

5 pF (tclz, tolz, tblz, tchz, tohz, tbhz, twhz, tow)



/CEf, /CEm Timing

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Note
/CEf, /CEm recover time	t CCR		0			ns	

Read Cycle (Flash Memory)

Parameter		Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Note
Read cycle time	_	trc		90			ns	
	$Vccf \ge 2.7 V$			85				
Address access time		tacc	/CEf = /OE = VIL			90	ns	
	$Vccf \ge 2.7 V$					85		
/CEf access time		t _{CEf}	/OE = VIL			90	ns	
	$Vccf \ge 2.7 V$					85		
/OE access time		toe	/CEf = VIL			40	ns	
Output disable time		tdf	/OE = VIL or /CEf = VIL			30	ns	
Output hold time		tон		0			ns	
/RESET pulse width		trp		500			ns	
/RESET hold time before read		tкн		50			ns	
/RESET low to read mode		t READY				20	μs	
/CEf low to CIOf low, high		telfl/telfh				5	ns	
CIOf low output disable time		t FLQZ				30	ns	
CIOf high access time		t fhqv		90			ns	
	Vccf ≥ 2.7 V			85				

Remark t_{DF} is the time from inactivation of /CEf or /OE to Hi-Z state output.

Write Cycle (Erase / Program) (Flash Memory)

Paramete	•	Symbol	MIN.	TYP.	MAX.	Unit	Note
Write cycle time		twc	90			ns	
	Vccf ≥ 2.7 V		85				
Address setup time (/WE to address)	tas	0			ns	
Address setup time (/CEf to address)	tas	0			ns	
Address hold time (/WE to address)		tан	45			ns	
Address hold time (/CEf to address)		tан	45			ns	
Input data setup time		tos	35			ns	
Input data hold time		tон	0			ns	
/OE hold time	Read	tоен	0			ns	
	Toggle bit, Data polling		10				
Read recovery time before write (/O	E to /CEf)	t GHEL	0			ns	
Read recovery time before write (/OE to /WE)		t GHWL	0			ns	
/WE setup time (/CEf to /WE)		tws	0			ns	
/CEf setup time (/WE to /CEf)		tcs	0			ns	
/WE hold time (/CEf to /WE)		twн	0			ns	
/CEf hold time (/WE to /CEf)		tсн	0			ns	
Write pulse width		twp	35			ns	
/CEf pulse width		t _{CP}	35			ns	
Write pulse width high		twpн	30			ns	
/CEf pulse width high		tсрн	30			ns	
Byte programming operation time		t BPG		9	200	μs	
Word programming operation time		twpg		11	200	μs	
Sector erase operation time		t SER		0.7	5	s	1
Vccf setup time		tvcs	50			μs	
RY (/BY) recovery time		tяв	0			ns	
/RESET pulse width		t RP	500			ns	
/RESET high-voltage (Vi₀) hold time	from high of RY(/BY)	t RRB	20			μs	
when sector group is temporarily un							
/RESET hold time		tкн	50			ns	
From completion of automatic		t EOE			90	ns	
program / erase to data output time	Vccf ≥ 2.7 V				85		
RY (/BY) delay time from valid progr	am or erase operation	t BUSY			90	ns	
Address setup time to /OE low in tog	gle bit	taso	15			ns	
Address hold time to /CEf or /OE hig	h in toggle bit	t AHT	0		T	ns	
/CEf pulse width high for toggle bit		tсерн	20			ns	
/OE pulse width high for toggle bit		toeph	20			ns	
Voltage transition time		tvlнт	4			μs	2
Rise time to VID (/RESET)		tvidr	500			, ns	3
Rise time to VACC (/WP(ACC))		t VACCR	500			ns	2
Erase timeout time		tтоw	50			μs	4
Erase suspend transition time		tspd	-		20	μs	4

Notes 1. The preprogramming time prior to the erase operation is not included.

- 2. Sector group protection and accelerated mode only
- **3.** Sector group protection only.
- 4. Table only.

Write operation (Erase / Program) Performance (Flash Memory)

Parameter	Description		MIN.	TYP.	MAX.	Unit
Sector erase time	Excludes programming time prior	to erasure		0.7	5	s
Chip erase time	Excludes programming time prior	Excludes programming time prior to erasure				S
Byte programming time	Excludes system-level overhead		9	200	μs	
Word programming time	Excludes system-level overhead		11	200	μs	
Chip programming time	Excludes system-level overhead	BYTE mode		40		S
		WORD mode		25		
Accelerated programming time	Excludes system-level overhead	Excludes system-level overhead			150	μs
Erase / Program cycle			100,000			cycles

Read Cycle (Mobile specified RAM)

Parameter	Symbol	MC-242	454-B90	MC-242	454-B95	MC-242	454-B10	Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	80	10,000	90	10,000	110	10,000	ns	1
Identical address read cycle time	t _{RC1}	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	t skew		10		15		20	ns	3
/CEm pulse width	tcp	10		10		10		ns	
Address access time	taa		80		90		100	ns	4
/CEm access time	tacs		80		90		100	ns	
/OE to output valid	toe		35		40		50	ns	5
/LB, /UB to output valid	tва		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CEm to output in low impedance	tc∟z	10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	5		5		5		ns	
/CEm to output in high impedance	tснz		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25	ns	
/LB, /UB to output in high impedance	tвнz		25		25		25	ns	

Notes 1. One read cycle (t_{RC}) must satisfy the minimum value (t_{RC(MIN.)}) and maximum value (t_{RC(MAX.)} = 10 μs). t_{RC} indicates the time from the /CEm low level input point or address determination point, whichever is later, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for t_{RC}.

1) Time from address determination point to /CEm high level input point	(address access)
2) Time from address determination point to next address change start point	(address access)
3) Time from /CEm low level input point to next address change start point	(/CEm access)
4) Time from /CEm low level input point to /CEm high level input point	(/CEm access)

- 2. The identical address read cycle time (tRc1) is the cycle time of one read operation when performing continuous read operations toggling /OE , /LB, and /UB with the address fixed and /CEm low level. Perform settings so that the sum (tRc) of the identical address read cycle times (tRc1) is 10 μs or less.
- 3. tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.

- 4. Regarding taa and tacs, only taa is satisfied during address access (refer to 1) and 2) of **Note 1**), and only tacs is satisfied during /CEm access (refer to 3) of **Note 1**).
- 5. Regarding tBA and tOE, only tBA is satisfied if /OE becomes active later than /UB and /LB, and only tOE is satisfied if /UB and /LB become active before /OE.

Write Cycle (Mobile specified RAM)

Parameter	Symbol	MC-242454-B90		MC-242454-B95		MC-242454-B10		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	80	10,000	90	10,000	110	10,000	ns	1
Identical address write cycle time	twc1	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	tskew		10		15		20	ns	3
/CEm to end of write	tcw	40		50		60		ns	4
/LB, /UB to end of write	tвw	30		35		40		ns	
Address valid to end of write	taw	35		45		55		ns	
Write pulse width	twp	30		35		40		ns	
Write recovery time	twr	20		20		20		ns	5
/CEm pulse width	tcp	10		10		10		ns	
Address setup time	tas	0		0		0		ns	
Byte write hold time	tвwн	20		20		20		ns	
Data valid to end of write	tow	20		25		30		ns	
Data hold time	tон	0		0		0		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/WE to output in high impedance	twнz		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25	ns	
Output active from end of write	tow	5		5		5		ns	

Notes 1. One write cycle (twc) must satisfy the minimum value (twc(MIN.)) and the maximum value (twc(MAX.) = 10 μs). twc indicates the time from the /CEm low level input point or address determination point, whichever is after, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for twc.

- 1) Time from address determination point to /CEm high level input point
- 2) Time from address determination point to next address change start point
- 3) Time from /CEm low level input point to next address change start point
- 4) Time from /CEm low level input point to /CEm high level input point
- 2. The identical address read cycle time (twc1) is the cycle time of one write cycle when performing continuous write operations with the address fixed and /CEm low level, changing /LB and /UB at the same time, and toggling /WE, as well as when performing a continuous write toggling /LB and /UB. Make settings so that the sum (twc) of the identical address write cycle times (twc1) is 10 μs or less.
- 3. ISKEW indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.

4. Definition of write start and write end

	/CEm	/WE	/LB, /UB	Status
Write start pattern 1	H to L	L	L	If /WE, /LB, /UB are low level, time when /CEm changes from high level to low level
Write start pattern 2	L	H to L	L	If /CEm, /LB, /UB are low level, time when /WE changes from high level to low level
Write start pattern 3	L	L	H to L	If /CEm, /WE are low level, time when /LB or /UB changes from high level to low level
Write end pattern 1	L	L to H	L	If /CEm, /WE, /LB, /UB are low level, time when /WE changes from low level to high level
Write end pattern 2	L	L	L to H	When /CEm, /WE, /LB, /UB are low level, time when /LB or /UB changes from low level to high level

5. Definition of write end recovery time (twR)

- 1) Time from write end to address change start point, or from write end to /CEm high level input point
- 2) When /CEm, /LB, /UB are low level and continuously written to the identical address, time from /WE high level input point to /WE low level input point
- 3) When /CEm, /WE are low level and continuously written to the identical address, time from /LB or /UB high level input point, whichever is later, to /LB or /UB low level input point, whichever is earlier.
- 4) When /CEm is low level and continuously written to the identical address, time from write end to point at which /WE , /LB, or /UB starts to change from high level to low level, whichever is earliest.

Read Write Cycle (Mobile specified RAM)

Parameter	Symbol	MC-242454-B90		MC-242454-B95		MC-242454-B10		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read write cycle time	trwc		10,000		10,000		10,000	ns	1, 2
Byte write setup time	t BWS	20		20		20		ns	
Byte read setup time	t BRS	20		20		20		ns	

Notes 1. Make settings so that the sum (trwc) of the identical address read cycle time (trc1) and the identical address write cycle time (twc1) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

2. Make settings so that the sum (tRWC) of the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1) is 10 μs or less when a read is performed at the identical address using /UB following a write using /LB with /CEm low level, or when a read is performed using /LB following a write using /UB.





Figure 3. Alternating Mobile specified RAM to Flash Memory Timing Chart







Figure 5. Read Cycle Timing Chart 2 (Flash Memory)







Figure 6. Sector Group Protection Timing Chart (Flash Memory)

- Note The sector group protection verification result is output.
 - 01H : The sector group is protected.
 - 00H : The sector group is not protected.









Figure 8. Accelerated Mode Timing Chart (Flash Memory)








Figure 10. Write Cycle Timing Chart (/WE Controlled) (Flash Memory)


- **Remarks 1.** This timing chart shows the last two write cycles among the program command sequence's four write cycles, and data polling.
 - 2. This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See Command Sequence (Flash Memory).
 - 3. PA : Program address

PD : Program data

/I/O7 : The output of the complement of the data written to the device.

DOUT : The output of the data written to the device.

Figure 11. Write Cycle Timing Chart (/CEf Controlled) (Flash Memory)




- **Remarks 1.** This timing chart shows the last two write cycles among the program command sequence's four write cycles, and data polling.
 - 2. This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See Command Sequence (Flash Memory).
 - 3. PA : Program address

PD : Program data


/I/O7 : The output of the complement of the data written to the device.

DOUT : The output of the data written to the device.





- **Note** FSA is the sector address to be erased. In the case of chip erase, input 555H (WORD mode), AAAH (BYTE mode).
- **Remark** This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See **Command Sequence (Flash Memory)**.





Note I/O7 = DOUT : True value of program data (indicates completion of automatic program / erase)




Figure 14. Toggle Bit Timing Chart (Flash Memory)

Note I/O6 stops the toggle (indicates automatic program / erase completion).






Figure 15. I/O2 vs. I/O6 Timing Chart (Flash Memory)


Figure 18. Write CIOf Timing Chart (Flash Memory)





















Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.


Remark In read cycle, /WE should be fixed to High.

Figure 22. Read Cycle Timing Chart 2 (Mobile specified RAM)





Remark In read cycle, /WE should be fixed to High.



Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRc), none of the data can be guaranteed.




Figure 24. Read Cycle Timing Chart 4 (Mobile specified RAM)

Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

Note To perform a continuous read toggling /OE, /UB, and /LB with /CEm low level at an identical address, make settings so that the sum (t_{RC}) of the identical address read cycle times (t_{RC1}) is 10 μs or less.

Remark In read cycle, /WE should be fixed to High.






Figure 25. Write Cycle Timing Chart 1 (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.







Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- **Note** If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.
- Remarks 1. Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.
 - 2. When /WE is at Low, the I/O pins are always high impedance. When /WE is at High, read operation is executed. Therefore /OE should be at High to make the I/O pins high impedance.




Figure 27. Write Cycle Timing Chart 3 (/CEm Controlled) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

Data Sheet M15372EJ5V0DS




Figure 28. Write Cycle Timing Chart 4 (/LB, /UB Controlled 1) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

Data Sheet M15372EJ5V0DS




Figure 29. Write Cycle Timing Chart 5 (/LB, /UB Controlled 2) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- **Note** If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.




Figure 30. Write Cycle Timing Chart 6 (/LB, /UB Independent Controlled 1) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.
- **Note** If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μs or less.




Figure 31. Write Cycle Timing Chart 7 (/LB, /UB Independent Controlled 2) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.




Figure 32. Read Write Cycle Timing Chart 1 (/LB, /UB Independent Controlled 1) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.




Figure 33. Read Write Cycle Timing Chart 2 (/LB, /UB Independent Controlled 2) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRc1) and the identical address write cycle time (twc1), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.




Figure 34. Read Write Cycle Timing Chart 3 (/LB, /UB Independent Controlled 3) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRc1) and the identical address write cycle time (twc1), none of the data can be guaranteed.
- **Note** Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.




Figure 35. Standby Mode 2 entry and recovery Timing Chart (Mobile specified RAM)

Parameter	Symbol	MIN.	MAX.	Unit	Note
/CEm High to MODE Low	tсм	0		ns	

Cautions 1. Make MODE and /CEm high level during the wait time.

- 2. Make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs described on page 21 (Read Cycle (Mobile specified RAM)).
- 4. The read operation address can be either V ${\mathbb H}$ or V ${\mathbb L}.$
- 5. Perform reading by toggling /CEm.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.

★ Flow Charts (Flash Memory)

Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E).

CFI Code List

(1	/2)
۰.	, ~,


	_	(1/2)
Address A6 to A0	Data I/O15 to I/O0	Description
10H	0051H	"QRY" (ASCII code)
11H	0052H	
12H	0059H	
13H	0002H	Main command set
14H	0000H	2 : AMD/FJ standard type
15H	0040H	Start address of PRIMARY table
16H	0000H	
17H	0000H	Auxiliary command set
18H	0000H	00H : Not supported
19H	0000H	Start address of auxiliary algorithm table
1AH	0000H	
1BH	0027H	Minimum Vccf voltage (program / erase)
		I/O7 to I/O4 : 1 V/bit
		I/O3 to I/O0 : 100 mV/bit
1CH	0036H	Maximum Vccf voltage (program / erase)
		I/O7 to I/O4 : 1 V/bit
		I/O3 to I/O0 : 100 mV/bit
1DH	0000H	Minimum VPP voltage
1EH	0000H	Maximum VPP voltage
1FH	0004H	Typical word program time (2 N μ s)
20H	0000H	Typical buffer program time (2 N μ s)
21H	000AH	Typical sector erase time (2 ^N ms)
22H	0000H	Typical chip erase time (2 ^N ms)
23H	0005H	Maximum word program time (typical time $\times 2^{N}$)
24H	0000H	Maximum buffer program time (typical time $\times 2^{N}$)
25H	0004H	Maximum sector erasing time (typical time $\times 2^{N}$)
26H	0000H	Maximum chip erasing time (typical time $\times 2^{N}$)
27H	0016H	Capacity (2 ^N Bytes)
28H	0002H	I/O information
29H	0000H	2 : ×8/×16-bit organization
2AH	0000H	Maximum number of bytes when two banks are programmed (2 ^N)
2BH	0000H	
2CH	0002H	Type of erase block
2DH	0007H	Information about erase block 1
2EH	0000H	Bit0 to 15 : y = number of sectors
2FH	0020H	Bit16 to 31 : $z = size$
30H	0000H	$(Z \times 256 \text{ Bytes})$


(2/2)

			(2/2)
Address A6 to A0	Data I/O15 to I/O0	Description	
31H	003EH	Information about erase block 2	
32H	0000H	bit0 to 15 : y = number of sectors	
33H	0000H	bit16 to 31 : z = size	
34H	0001H	$(z \times 256 \text{ Bytes})$	
40H	0050H	"PRI" (ASCII code)	
41H	0052H		
42H	0049H		
43H	0031H	Main version (ASCII code)	
44H	0032H	Minor version (ASCII code)	
45H	0000H	Address during command input	
		00H : Necessary	
		01H : Unnecessary	
46H	0002H	Temporary erase suspend function	
		00H : Not supported	
		01H : Read only	
		02H : Read / Program	
47H	0001H	Sector group protection	
		00H : Not supported	
		01H : Supported	
48H	0001H	Temporary sector group protection	
		00H : Not supported	
		01H : Supported	
49H	0004H	Sector group protection algorithm	
4AH	00xxH	Number of sectors of bank 2	
		00H : Not supported	
		20H : MC-242454	
4BH	0000H	Burst mode	
		00H : Not supported	
4CH	0000H	Page mode	
		00H : Not supported	
4DH	0085H	Minimum Vacc voltage	
		I/O7 to I/O4 : 1 V/bit	
		I/O3 to I/O0 : 100 mV/bit	
4EH	0095H	Maximum VACC voltage	
		I/O7 to I/O4 : 1 V/bit	
		I/O3 to I/O0 : 100 mV/bit	
4FH	00xxH	Boot organization	
		02H : Bottom boot	
50H	0001H	Temporary program suspend function	
		00H : Not supported	
		01H : Supported	
l			

Package Drawings


77-PIN TAPE FBGA (12x7)





ITEM	MILLIMETERS
D	7.0±0.1
E	12.0±0.1
w	0.2
А	1.1±0.1
A1	0.26 ± 0.05
A2	0.84
е	0.8
b	0.45±0.05
х	0.08
У	0.1
y1	0.1
ZD	0.7
ZE	0.8
	P77F9-80-BT3

* 71-PIN TAPE FBGA (11x7) (unit: mm)



These specifications are typical values. This package drawing is a preliminary version. It may be changed in the future.

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the MC-242454.

★ Types of Surface Mount Device

 $\label{eq:mc-242454F9-B90-BT3: 77-pin TAPE FBGA (12 \times 7) \\ MC-242454F9-B95-BT3: 77-pin TAPE FBGA (12 \times 7) \\ MC-242454F9-B10-BT3: 77-pin TAPE FBGA (12 \times 7) \\ MC-242454F9-B90-BS1: 71-pin TAPE FBGA (11 \times 7) \\ MC-242454F9-B95-BS1: 71-pin TAPE FBGA (11 \times 7) \\ MC-242454F9-B10-BS1: 71-pin TAPE FBGA (11 \times 7) \\ \end{tabular}$

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Related Documents

Document Name	Document Number
DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information	M14914E

- The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4