

CY8C20X36A/46A/66A/96A

CapSense[®] Applications

Features

- Operating Range: 1.71 V to 5.5 V
- Low power CapSense® block
 - □ Configurable capacitive sensing elements
 - □ Supports SmartSense
 - □ Supports a combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
- Powerful Harvard-architecture processor
 - □ M8C CPU speed can be up to 24 MHz or sourced by an external crystal, resonator, or clock signal
 - □ Low power at high speed
 - □ Interrupt controller
 - □ Temperature range: -40 °C to +85 °C
- Flexible on-chip memory
 - □ Three program/data storage size options:
 - CY8C20x36A: 8 KB flash / 1 KB SRAM
 - CY8C20x46A, CY8C20x96A: 16 KB flash/2 KB SRAM
 - CY8C20x66A: 32 KB flash/2 KB SRAM
 - □ 50,000 flash erase/write cycles
 - Partial flash updates
 - □ Flexible protection modes
 - □ In-system serial programming (ISSP)
- Full-speed USB
 - ☐ Available on CY8C20646A, CY8C20666A, CY8C20x96A
 - ☐ 12 Mbps USB 2.0 compliant
 - Eight unidirectional endpoints
 - □ One bidirectional control endpoint
 - □ Dedicated 512 byte buffer
 - □ Internally regulated at 3.3 V
- Precision, programmable clocking
 - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
 - □ Internal low speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
 - □ Precision 32 kHz oscillator for optional external crystal
 - □ 0.25% accuracy for USB with no external components (CY8C20646A, CY8C20666A, CY8C20x96A only)
- Programmable pin configurations
 - □ Up to 36 general-purpose I/Os (GPIOs) (depending on package)
 - □ Dual mode GPIO: All GPIOs support digital I/O and analog inputs
 - □ 25-mA sink current on each GPIO
 - 120 mA total sink current on all GPIOs
 - □ Pull-up, high Z, open-drain modes on all GPIOs
 - □ CMOS drive mode 5 mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
 - 20 mA total source current on all GPIOs
 - □ Selectable, regulated digital I/O on port 1
 - Configurable input threshold on port 1
 - ☐ Hot-swap capability on all Port 1 GPIO

- Versatile analog mux
 - □ Common internal analog bus
 - ☐ Simultaneous connection of I/O
- ☐ High power supply rejection ratio (PSRR) comparator
- Low-dropout voltage regulator for all analog resources
- Additional system resources
 - □ I²C Slave:
 - Selectable to 50 kHz, 100 kHz, or 400 kHz
 - · No clock stretching (under most conditions)
 - Implementation during sleep modes with less than 100 μA
 - · Hardware address validation
 - □ SPI master and slave: Configurable 46.9 kHz to 12 MHz
 - □ Three 16-bit timers
 - □ Watchdog and sleep timers
 - □ Internal voltage reference
 - □ Integrated supervisory circuit
 - □ 8 to 10-bit incremental analog-to-digital converter (ADC)
 - Not available on CY8x20xx6AN versions
 - □ Two general-purpose high speed, low power analog comparators
- Complete development tools
 - □ Free development tool (PSoC Designer™)
 - □ Full-featured, in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - □ Complex breakpoint structure
 - □ 128 KB trace memory
- Package options
 - □ CY8C20x36A:
 - 16-Pin 3 × 3 × 0.6 mm QFN
 - 24-Pin 4 × 4 × 0.6 mm QFN
 - 32-Pin 5 × 5 × 0.6 mm QFN
 - 48-Pin SSOP
 - 48-Pin 7 x 7 x 1.0 mm QFN
 - □ CY8C20x46A:
 - 16-Pin 3 × 3 × 0.6 mm QFN
 - 24-Pin 4 × 4 × 0.6 mm QFN
 - 30-Ball WLCSP
 - 32-Pin 5 x 5 x 0.6 mm QFN
 - 48-Pin SSOP
 - 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
 - □ CY8C20x96A:
 - 24-Pin 4 × 4 × 0.6 mm QFN (with USB)
 - 32-Pin 5 x 5 x 0.6 mm QFN (with USB)
 - □ CY8C20x66A:
 - 32-Pin 5 x 5 x 0.6 mm QFN
 - 48-Pin 7 x 7 x 1.0 mm QFN (with USB)
 - 48-Pin SSOP
 - 30-Ball WLCSP

Cypress Semiconductor Corporation

Document Number: 001-54459 Rev. *E

198 Champion Court


San Jose, CA 95134-1709

408-943-2600

Revised September 30, 2010



Logic Block Diagram



Note

1. Internal voltage regulator for internal circuitry

CY8C20X36A/46A/66A/96A



Contents

| CapSense Applications | 1 |
|--|----|
| Features | |
| Logic Block Diagram | 2 |
| PSoC® Functional Overview | |
| PSoC Core | 4 |
| CapSense System | 4 |
| Additional System Resources | 5 |
| Getting Started | 5 |
| Application Notes | 5 |
| Development Kits | 5 |
| Training | 5 |
| CYPros Consultants | 5 |
| Solutions Library | 5 |
| Technical Support | 5 |
| Designing with PSoC Designer | 6 |
| Select Components | 6 |
| Configure Components | |
| Organize and Connect | |
| Generate, Verify, and Debug | |
| Pinouts | |
| 16-Pin QFN (No E-Pad) | |
| 24-Pin QFN | 8 |
| 24-Pin QFN with USB | |
| 30-Ball Part Pinout | |
| 32-Pin QFN | 11 |
| 32-Pin QFN (with USB) | |
| 48-Pin SSOP | |
| 48-Pin QFN | |
| 48-Pin QFN with USB | |
| 48-Pin QFN OCD | |
| Electrical Specifications | |
| Absolute Maximum Ratings | |
| Operating Temperature | |
| DC Chip-Level Specifications | |
| DC GPIO Specifications | |
| DC Analog Mux Bus Specifications | |
| DC Low Power Comparator Specifications | 21 |

| Comparator User Module Electrical Specifications | 22 |
|--|----|
| ADC Electrical Specifications | 22 |
| DC POR and LVD Specifications | |
| DC Programming Specifications | 23 |
| AC Chip-Level Specifications | 24 |
| AC General Purpose I/O Specifications | 25 |
| AC Comparator Specifications | 26 |
| AC External Clock Specifications | 26 |
| AC Programming Specifications | 27 |
| AC I2C Specifications | 28 |
| Packaging Information | 31 |
| Thermal Impedances | |
| Capacitance on Crystal Pins | |
| Solder Reflow Peak Temperature | 34 |
| Development Tool Selection | 35 |
| Software | |
| Development Kits | |
| Evaluation Tools | |
| Device Programmers | |
| Accessories (Emulation and Programming) | |
| Third Party Tools | |
| Build a PSoC Emulator into Your Board | |
| Ordering Information | |
| Ordering Code Definitions | |
| Acronymns | |
| Acronyms Used | |
| Reference Documents | |
| Document Conventions | |
| Units of Measure | |
| Numeric Naming | |
| Glossary | |
| Document History Page | 42 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC Solutions | 13 |



PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- System Resources (including a full-speed USB port).

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x36A/46A/66A/96A PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 GPIO are also included. The GPIO provides access to the MCU and analog mux.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.


CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 33 inputs^[2]. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only autotuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

Figure 1. CapSense System Block Diagram



Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

Note

2. 36 GPIOs = 33 pins for capacitive sensing+2 pins for $I^2C + 1$ pin for modulator capacitor.

Document Number: 001-54459 Rev. *E



Additional System Resources

System resources provide additional capability, such as configurable USB and I²C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20x36A/46A/66A/96A PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located at www.cypress.com/psoc. Select Application Notes under the Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. Refer to Development Kits on page 35.

Training

Free PSoC and CapSense technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, create a technical support case or call technical support at 1-800-541-4736.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs.

These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in the following four steps:

- 1. Select components
- 2. Configure components
- 3. Organize and connect
- 4. Generate, verify, and debug

Select Components

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components. These components are called user modules. User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Timer User Module configures one digital PSoC block. The user module parameters permit you to establish the period, mode, and timer clock. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

User modules are documented in datasheets that are viewed directly in PSoC Designer. These datasheets explain the internal operation of the component and provide performance specifications. Each datasheet describes the use of each user module parameter and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move to developing code for the project, you perform the 'Generate Configuration Files' step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. Based on your design, software is generated. Application programming interfaces (APIs) are provided with high level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both. The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pinouts

The CY8C20x36A/46A/66A/96A PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, V_{SS} , V_{DD} , and XRES are not capable of Digital I/O.

16-Pin QFN (No E-Pad)

Table 1. Pin Definitions - CY8C20236A, CY8C20246A PSoC Device

| Pin | Ту | pe | | |
|-----|---------|--------|----------|--|
| No. | Digital | Analog | Name | Description |
| 1 | I/O | I | P2[5] | Crystal output (XOut) |
| 2 | I/O | I | P2[3] | Crystal input (XIn) |
| 3 | IOHR | I | P1[7] | I ² C SCL, SPI SS |
| 4 | IOHR | I | P1[5] | I ² C SDA, SPI MISO |
| 5 | IOHR | I | P1[3] | SPI CLK |
| 6 | IOHR | I | P1[1] | ISSP CLK ^[3] , I ² C SCL, SPI MOSI |
| 7 | Po | wer | V_{SS} | Ground connection |
| 8 | IOHR | I | P1[0] | ISSP DATA ^[3] , I ² C SDA, SPI CLK ^[4] |
| 9 | IOHR | I | P1[2] | |
| 10 | IOHR | I | P1[4] | Optional external clock (EXTCLK) |
| 11 | Inj | put | XRES | Active high external reset with internal pull-down |
| 12 | IOH | I | P0[4] | |
| 13 | Po | Power | | Supply voltage |
| 14 | IOH | I | P0[7] | |
| 15 | IOH | I | P0[3] | Integrating input |
| 16 | IOH | I | P0[1] | Integrating input |

Figure 2. CY8C20236A, CY8C20246A PSoC Device AI, XOut, P2[5] P0[4], AI AI, XIn, P2[3] = 2 **XRES** Top View) 11= AI, I2 C SCL, SPI SS, P1[7] P1[4], EXTCLK, AI AI,12 C SDA, SPI MISO, P1[5] 4, 0 > 0 P1[2], AI 0 0 0 0 \ss\ P1[0] AI, ISSP CLK, P1[3]
AI, ISSP CLK SPI MOSI, P1[1] ISSP DATA, I2C SDA, SPI CIK, 3

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

Document Number: 001-54459 Rev. *E

[+] Feedback

Page 7 of 43

^{3.} On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{4.} Alternate SPI clock.




24-Pin QFN

Table 2. Pin Definitions š CY8C20336A, CY8C20346A [5]

| Table 2. Pill Dellillions S C10C20330A, C10C20340A | | | | | | | | | |
|--|---------|--------|-----------------|---|--|--|--|--|--|
| Pin | Ту | ре | Name | Description | | | | | |
| No. | Digital | Analog | Ivaille | Description | | | | | |
| 1 | I/O | I | P2[5] | Crystal output (XOut) | | | | | |
| 2 | I/O | I. | P2[3] | Crystal input (XIn) | | | | | |
| 3 | I/O | I | P2[1] | | | | | | |
| 4 | IOHR | I | P1[7] | I ² C SCL, SPI SS | | | | | |
| 5 | IOHR | I. | P1[5] | I ² C SDA, SPI MISO | | | | | |
| 6 | IOHR | I | P1[3] | SPI CLK | | | | | |
| 7 | IOHR | I | P1[1] | ISSP CLK ^[6] , I ² C SCL, SPI MOSI | | | | | |
| 8 | | | NC | No connection | | | | | |
| 9 | Po | wer | V _{SS} | Ground connection | | | | | |
| 10 | IOHR | I | P1[0] | ISSP DATA $^{[6]}$, I 2 C SDA, SPI CLK $^{[7]}$ | | | | | |
| 11 | IOHR | 1 | P1[2] | | | | | | |
| 12 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | | | | | |
| 13 | IOHR | I | P1[6] | | | | | | |
| 14 | In | put | XRES | Active high external reset with internal pull-down | | | | | |
| 15 | I/O | I | P2[0] | | | | | | |
| 16 | IOH | 1 | P0[0] | | | | | | |
| 17 | IOH | 1 | P0[2] | | | | | | |
| 18 | ЮН | 1 | P0[4] | | | | | | |
| 19 | IOH | 1 | P0[6] | | | | | | |
| 20 | Po | wer | V_{DD} | Supply voltage | | | | | |
| 21 | IOH | I | P0[7] | | | | | | |
| 22 | IOH | ı | P0[5] | | | | | | |
| 23 | IOH | I | P0[3] | Integrating input | | | | | |
| 24 | IOH | I | P0[1] | Integrating input | | | | | |
| СР | Power | | V _{SS} | Center pad must be connected to ground | | | | | |

Figure 3. CY8C20336A, CY8C20346A PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

- The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
- 7. Alternate SPI clock.




24-Pin QFN with USB

Table 3. Pin Definitions - CY8C20396A PSoC Device [8]

| Pin No. | Тур | ре | Mama | Description | | |
|---------|----------------|-------|-----------------|--|--|--|
| PIN NO. | Digital Analog | | Name | Description | | |
| 1 | I/O | I | P2[5] | | | |
| 2 | I/O | I | P2[3] | | | |
| 3 | I/O | I | P2[1] | | | |
| 4 | IOHR | I | P1[7] | I ² C SCL, SPI SS | | |
| 5 | IOHR | I | P1[5] | I ² C SDA, SPI MISO | | |
| 6 | IOHR | I | P1[3] | SPI CLK | | |
| 7 | IOHR | I | P1[1] | ISSP CLK ^[9] , I ² C SCL, SPI MOSI | | |
| 8 | Pow | ver | V _{SS} | Ground | | |
| 9 | I/O | I | D+ | USB D+ | | |
| 10 | I/O | I | D- | USB D- | | |
| 11 | Pow | ver | V_{DD} | Supply | | |
| 12 | IOHR | I | P1[0] | ISSP DATA ^[9] , I ² C SDA, SPI CLK ^[10] | | |
| 13 | IOHR | I | P1[2] | | | |
| 14 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | | |
| 15 | IOHR | I | P1[6] | | | |
| 16 | RESET | INPUT | XRES | Active high external reset with internal pull-down | | |
| 17 | IOH | I | P0[0] | | | |
| 18 | IOH | I | P0[2] | | | |
| 19 | IOH | I | P0[4] | | | |
| 20 | IOH | I | P0[6] | | | |
| 21 | IOH | I | P0[7] | | | |
| 22 | IOH | I | P0[5] | | | |
| 23 | IOH | I | P0[3] | Integrating input | | |
| 24 | IOH | I | P0[1] | Integrating input | | |
| СР | Pow | ver | V _{SS} | Thermal pad must be connected to Ground | | |

Figure 4. CY8C20396A PSoC Device



LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{10.} Alternate SPI clock.




30-Ball Part Pinout


Table 4. Pin Definitions – CY8C20766A, CY8C20746A 30-Ball Part Pinout (WLCSP)

| Pin No. | Тур | е | Name | Description | | |
|---------|---------|--------|-----------------|--|--|--|
| | Digital | Analog | | ' | | |
| A1 | IOH | I | P0[2] | | | |
| A2 | IOH | I | P0[6] | | | |
| A3 | Pow | er | V _{DD} | Supply voltage | | |
| A4 | IOH | - 1 | P0[1] | Integrating Input | | |
| A5 | I/O | I | P2[7] | | | |
| B1 | I/O | - 1 | P2[6] | | | |
| B2 | IOH | I | P0[0] | | | |
| В3 | IOH | I | P0[4] | | | |
| B4 | IOH | I | P0[3] | Integrating Input | | |
| B5 | I/O | I | P2[5] | Crystal Output (Xout) | | |
| C1 | I/O | I | P2[2] | | | |
| C2 | I/O | I | P2[4] | | | |
| C3 | IOH | I | P0[7] | | | |
| C4 | IOH | I | P0[5] | | | |
| C5 | I/O | - 1 | P2[3] | Crystal Input (Xin) | | |
| D1 | I/O | - 1 | P2[0] | | | |
| D2 | I/O | - 1 | P3[0] | | | |
| D3 | I/O | - 1 | P3[1] | | | |
| D4 | I/O | - 1 | P3[3] | | | |
| D5 | I/O | - 1 | P2[1] | | | |
| E1 | Inp | ut | XRES | Active high external reset with internal pull-down | | |
| E2 | IOHR | I | P1[6] | | | |
| E3 | IOHR | Ι | P1[4] | Optional external clock input (EXT CLK) | | |
| E4 | IOHR | I | P1[7] | I ² C SCL, SPI SS | | |
| E5 | IOHR | 1 | P1[5] | I ² C SDA, SPI MISO | | |
| F1 | IOHR | 1 | P1[2] | | | |
| F2 | IOHR I | | P1[0] | ISSP DATA ^[11] , I ² C SDA, SPI CLK ^[12] | | |
| F3 | Pow | er | V _{SS} | Supply ground | | |
| F4 | IOHR | I | P1[1] | ISSP CLK ^[11] , I ² C SCL, SPI MOSI | | |
| F5 | IOHR | I | P1[3] | SPI CLK | | |

Figure 5. CY8C20766A 30-Ball WLCSP **Bottom View**



Top View



^{11.} On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.


12. Alternate SPI clock.



32-Pin QFN

Table 5. Pin Definitions – CY8C20436A, CY8C20446A, CY8C20466A PSoC Device [13]

| Pin | Ty | /ре | Nam- | Description | |
|-----|-------------------------|--------|-------------------|--|--|
| No. | Digital | Analog | Name | Description | |
| 1 | IOH | I | P0[1] | Integrating input | |
| 2 | I/O | I | P2[7] | | |
| 3 | I/O | ı | P2[5] | Crystal output (XOut) | |
| 4 | I/O | ı | P2[3] | Crystal input (XIn) | |
| 5 | I/O | I | P2[1] | | |
| 6 | I/O | I | P3[3] | | |
| 7 | I/O | I | P3[1] | | |
| 8 | IOHR | I | P1[7] | I ² C SCL, SPI SS | |
| 9 | IOHR | I | P1[5] | I ² C SDA, SPI MISO | |
| 10 | IOHR | I | P1[3] | SPI CLK. | |
| 11 | IOHR | I | P1[1] | ISSP CLK ^[14] , I ² C SCL, SPI MOSI. | |
| 12 | Po | wer | V_{SS} | Ground connection. | |
| 13 | IOHR | I | P1[0] | ISSP DATA ^[14] , I ² C SDA, SPI CLK ^[15] | |
| 14 | IOHR | I | P1[2] | | |
| 15 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | |
| 16 | IOHR | I | P1[6] | | |
| 17 | In | put | XRES | Active high external reset with internal pull-down | |
| 18 | I/O | I | P3[0] | | |
| 19 | I/O | I | P3[2] | | |
| 20 | I/O | I | P2[0] | | |
| 21 | I/O | I | P2[2] | | |
| 22 | I/O | ı | P2[4] | | |
| 23 | I/O | I | P2[6] | | |
| 24 | IOH | I | P0[0] | | |
| 25 | IOH | I | P0[2] | | |
| 26 | IOH | I | P0[4] | | |
| 27 | IOH | I | P0[6] | | |
| 28 | Po | wer | V_{DD} | Supply voltage | |
| 29 | IOH | I | P0[7] | | |
| 30 | IOH | I | P0[5] | | |
| 31 | 31 IOH I P0[3] Integrat | | Integrating input | | |
| 32 | Po | wer | V _{SS} | Ground connection | |
| CP | Power | | V _{SS} | Center pad must be connected to ground | |



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

^{13.} The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

14. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{15.} Alternate SPI clock.




32-Pin QFN (with USB)

Table 6. Pin Definitions – CY8C20496A PSoC Device [16]

| Pin | | | | |
|-----|---------|--------|----------|---|
| No. | Digital | Analog | Name | Description |
| 1 | IOH | I | P0[1] | Integrating Input |
| 2 | I/O | I | P2[5] | XTAL Out |
| 3 | I/O | I | P2[3] | XTAL In |
| 4 | I/O | I | P2[1] | |
| 5 | IOHR | I | P1[7] | I ² C SCL, SPI SS |
| 6 | IOHR | I | P1[5] | I ² C SDA, SPI MISO |
| 7 | IOHR | I | P1[3] | SPI CLK |
| 8 | IOHR | | P1[1] | ISSP CLK ^[17] , I ² C SCL, SPI MOSI |
| 9 | Po | wer | V_{SS} | Ground Pin |
| 10 | | ! | D+ | USB D+ |
| 11 | | 1 | D- | USB D- |
| 12 | Po | wer | V_{DD} | Power pin |
| 13 | IOHR | I | P1[0] | ISSP DATA ^[17] , I ² C SDA, SPI CLKI ^[18] |
| 14 | IOHR | I | P1[2] | |
| 15 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) |
| 16 | IOHR | I | P1[6] | |
| 17 | In | put | XRES | Active high external reset with internal pull-down |
| 18 | I/O | I | P3[0] | |
| 19 | I/O | I | P3[2] | |
| 20 | I/O | I | P2[0] | |
| 21 | I/O | I | P2[2] | |
| 22 | I/O | I | P2[4] | |
| 23 | I/O | 1 | P2[6] | |
| 24 | IOH | I | P0[0] | |
| 25 | IOH | 1 | P0[2] | |
| 26 | IOH | 1 | P0[4] | |
| 27 | IOH | I | P0[6] | |
| 28 | Power | | V_{DD} | Power Pin |
| 29 | IOH | I | P0[7] | |
| 30 | IOH | I | P0[5] | |
| 31 | IOH I | | P0[3] | Integrating Input |
| 32 | Power | | V_{SS} | Ground Pin |

Figure 7. CY8C20496A PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

^{16.} The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

17. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{18.} Alternate SPI clock.




48-Pin SSOP

Table 7. Pin Definitions – CY8C20536A, CY8C20546A, and CY8C20566A PSoC Device^[19]

| Pin No. | Digital | Analog | Name | Description | |
|---------|---------|--------|-----------------|---|--|
| 1 | IOH | I | P0[7] | | |
| 2 | IOH | I | P0[5] | | |
| 3 | IOH | I | P0[3] | Integrating Input | |
| 4 | IOH | I | P0[1] | Integrating Input | |
| 5 | I/O | I | P2[7] | | |
| 6 | I/O | I | P2[5] | XTAL Out | |
| 7 | I/O | I | P2[3] | XTAL In | |
| 8 | I/O | I | P2[1] | | |
| 9 | | • | NC | No connection | |
| 10 | | | NC | No connection | |
| 11 | I/O | I | P4[3] | | |
| 12 | I/O | I | P4[1] | | |
| 13 | | | NC | No connection | |
| 14 | I/O | I | P3[7] | | |
| 15 | I/O | I | P3[5] | | |
| 16 | I/O | I | P3[3] | | |
| 17 | I/O | I | P3[1] | | |
| 18 | | 1 | NC | No connection | |
| 19 | | | NC | No connection | |
| 20 | IOHR | I | P1[7] | I ² C SCL, SPI SS | |
| 21 | IOHR | I | P1[5] | I ² C SDA, SPI MISO | |
| 22 | IOHR | I | P1[3] | SPI CLK | |
| 23 | IOHR | I | P1[1] | ISSP CLK ^[19] , I ² C SCL, SPI MOSI | |
| 24 | | | V _{SS} | Ground Pin | |
| 25 | IOHR | I | P1[0] | ISSP DATA[19], I ² C SDA, SPI CLK[20] | |
| 26 | IOHR | I | P1[2] | | |
| 27 | IOHR | I | P1[4] | Optional external clock input (EXT CLK) | |
| 28 | IOHR | I | P1[6] | | |
| 29 | | | NC | No connection | |
| 30 | | | NC | No connection | |
| 31 | | | NC | No connection | |
| 32 | | | NC | No connection | |

Figure 8. CY8C20536A, CY8C20546A, and CY8C20566A PSoC Device



| 30 | | | NC | No connection | | | | | |
|----|-----|----|-------|--|-----|---------|-------|----------|-----------|
| 31 | | | NC | No connection | | | | | |
| 32 | | NC | | NC No connection | | Digital | nalog | ame | ription |
| | | | | | Pin | | An | Nai | Desc |
| 33 | | | NC | No connection | 41 | I/O | I | P2[2] | |
| 34 | | | NC | No connection | 42 | I/O | I | P2[4] | |
| 35 | | | XRES | Active high external reset with internal pull-down | 43 | I/O | I | P2[6] | |
| 36 | I/O | I | P3[0] | | 44 | IOH | I | P0[0] | |
| 37 | I/O | I | P3[2] | | 45 | IOH | I | P0[2] | |
| 38 | I/O | I | P3[4] | | 46 | IOH | I | P0[4] | |
| 39 | I/O | I | P3[6] | | 47 | IOH | I | P0[6] | |
| 40 | I/O | I | P2[0] | | 48 | Powe | r | V_{DD} | Power Pin |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

^{19.} On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{20.} Alternate SPI clock.




48-Pin QFN

Table 8. Pin Definitions - CY8C20636A PSoC Device [21, 22]

| Pin No. | Digital | Analog | Name | Description | | |
|---------|---------|--------------------------------------|----------|--|---------|------------|
| 1 | | | NC | No connection | | |
| 2 | I/O | ı | P2[7] | | | |
| 3 | I/O | ı | P2[5] | Crystal output (XOut) | | |
| 4 | I/O | ı | P2[3] | Crystal input (XIn) | | |
| 5 | I/O | ı | P2[1] | | | |
| 6 | I/O | ı | P4[3] | | | |
| 7 | I/O | ı | P4[1] | | | |
| 8 | I/O | ı | P3[7] | | | |
| 9 | I/O | ı | P3[5] | | | |
| 10 | I/O | ı | P3[3] | | | |
| 11 | I/O | ı | P3[1] | | | AI ,12 C S |
| 12 | IOHR | _ | P1[7] | I ² C SCL, SPI SS | | , |
| 13 | IOHR | _ | P1[5] | I ² C SDA, SPI MISO | | |
| 14 | | | NC | No connection | | |
| 15 | | | NC | No connection | | |
| 16 | IOHR | ı | P1[3] | SPI CLK | | |
| 17 | IOHR | | P1[1] | ISSP CLK ^[21] , I ² C SCL, SPI MOSI | | |
| 18 | Pow | er | V_{SS} | Ground connection | | |
| 19 | | | DNU | | | |
| 20 | | | DNU | | | |
| 21 | | Power V _{DD} Supply voltage | | | | |
| 22 | IOHR | ı | P1[0] | ISSP DATA ^[21] , I ² C SDA, SPI CLK ^[23] | | |
| 23 | IOHR | ı | P1[2] | | | |
| 24 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | | |
| 25 | IOHR | ı | P1[6] | | | |
| 26 | Inpi | ut | XRES | Active high external reset with internal pull-down | | |
| 27 | I/O | ı | P3[0] | | | |
| 28 | I/O | ı | P3[2] | | | |
| 29 | I/O | I | P3[4] | | Pin No. | Digital |

Figure 9. CY8C20636A PSoC Device



| 27 | 1/0 | I | P3[0] | | | | | |
|----|-----|---|-------|-----|---------|-------|----------|--|
| 28 | I/O | ı | P3[2] | | | | | |
| 29 | I/O | ı | P3[4] | | | | | ç |
| | | | | ė. | a | g | O O | ription |
| | | | | | Digital | nalog | Name | ri |
| | | | | Pin | ō | An | Ž | Desc |
| | | | | | | | | ă |
| 30 | I/O | ı | P3[6] | 40 | IOH | I | P0[6] | |
| 31 | I/O | I | P4[0] | 41 | Pov | ver | V_{DD} | Supply voltage |
| 32 | I/O | ı | P4[2] | 42 | | | NC | No connection |
| 33 | I/O | ı | P2[0] | 43 | | | NC | No connection |
| 34 | I/O | ı | P2[2] | 44 | IOH | I | P0[7] | |
| 35 | I/O | ı | P2[4] | 45 | IOH | I | P0[5] | |
| 36 | I/O | ı | P2[6] | 46 | IOH | I | P0[3] | Integrating input |
| 37 | IOH | - | P0[0] | 47 | Pov | ver | V_{SS} | Ground connection |
| 38 | IOH | | P0[2] | 48 | IOH | ı | P0[1] | |
| 39 | IOH | ı | P0[4] | CP | Pov | ver | V_{SS} | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

^{21.} On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

^{22.} The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal

^{23.} Alternate SPI clock.



48-Pin QFN with USB

Table 9. Pin Definitions – CY8C20646A, CY8C20666A PSoC Device [24, 25]

| Pin No. | Digital | Analog | Name | Description | Figure 10. CY8C20646A, CY8C20666A PSoC Device NC NC NC NC NC NG NC NG | | | | |
|---------|---------|----------|-----------------|---|--|---------|---------|---------------------------|--|
| ш | _ | 1 | | Des | | | | | |
| 1 | | | NC | No connection | | | | | NC 14 4 4 4 4 4 4 4 6 8 8 6 36 P2[6],AI |
| 2 | I/O | - | P2[7] | | | | | | |
| 3 | I/O | ı | P2[5] | Crystal output (XOut) | | | , | AI , P2 AI , XOut , P2 | |
| 4 | I/O | ı | P2[3] | Crystal input (XIn) | _ | | , | AI, XUUI, F2 | |
| 5 | I/O | ١ | P2[1] | | | | | | 2[1] = 5 32 P4[2],AI |
| 6 | I/O | - | P4[3] | | | | | | 4[3] P 6 QFN 31 P P4[0] AI |
| 7 | I/O | ļ | P4[1] | | | | | | 4[1] 7 (Top View) 30 9 P3[6] AI |
| 8 | I/O | - | P3[7] | | | | | | B[7] ■ 8 29 P3[4], AI |
| 9 | I/O | ı | P3[5] | | | | | AI, P3 | B[5] = 9 28 = P3[2],AI |
| 10 | I/O | ļ | P3[3] | | | | | | B[3] ₱ 10 27 ■ P3[0], AI |
| 11 | I/O | l | P3[1] | | | | | AI, P3 | 3[1] □ 11 26 □ XRES |
| 12 | IOHR | l | P1[7] | I ² C SCL, SPI SS | 1 | AI,I | 2 C SCL | , SPI SS, P1 | 1[7] = 122 = 42 = 8 = 6 = 7 = 7 = 7 = P1[6], Al |
| 13 | IOHR | | P1[5] | I ² C SDA, SPI MISO | | | | | |
| 14 | | | NC | No connection | 1 | | | | PI MISO, A I, PT[5] NC NC SPI CLK, AI, PT[3] L, SPI MOSI, PT[1] L, SPI CLK, PT[0] DA SPI CLK, PT[0] AI, EXTCLK, PT[4] AI, EXTCLK, PT[4] |
| 15 | | | NC | No connection | 1 | | | | AI, P SI, I SK, P |
| 16 | IOHR | <u> </u> | P1[3] | SPI CLK | | | | | SO, IN MO |
| 17 | IOHR | ı | P1[1] | ISSP CLK ^[24] , I ² C SCL, SPI MOSI | 1 | | | | A S SPI (1) |
| 18 | Pow | er | V _{SS} | Ground connection | | | | | SCL, SP |
| 19 | I/O | | D+ | USB D+ | _ | | | | 2C S |
| 20 | I/O | | D- | USB D- | | | | | I2C SDA, SPI MISO, A I, PT[5] NC SPI CLK, AI, PT[3] A,ISSP CLK, 12C SCL, SPI MOSI, PT[1] V64 AI,ISSP DATA, 12C SDA, SPI CLK, PT[0] AI, EXTCLK, PT[4] AI, EXTCLK, PT[4] |
| 21 | Pow | er | V _{DD} | Supply voltage | | | | | CU |
| 22 | IOHR | ! | P1[0] | ISSP DATA ^[24] , I ² C SDA, SPI CLK ^[26] | | | | | SSP |
| 23 | IOHR | ! | P1[2] | O C TO | | | | | ALL. |
| 24 | IOHR | ! | P1[4] | Optional external clock input (EXTCLK) | | | | | |
| 25 | IOHR | | P1[6] | | | | | | [24, 26] |
| 26 | Inpi | ut | XRES | Active high external reset with internal pull-down | | | | | <u> </u> |
| 27 | I/O | ١ | P3[0] | | | | | | |
| 28 | I/O | - | P3[2] | | | | | | |
| 29 | I/O | _ | P3[4] | | Pin No. | Digital | Analog | Name | Description |
| 30 | I/O | | P3[6] | | 40 | IOH | I | P0[6] | |
| 31 | I/O | ı | P4[0] | | 41 | Po | wer | V_{DD} | Supply voltage |
| 32 | I/O | ı | P4[2] | | 42 | | | NC | No connection |
| 33 | I/O | ı | P2[0] | | 43 | | | NC | No connection |
| 34 | I/O | | P2[2] | | 44 | IOH | I | P0[7] | |
| 35 | I/O | - | P2[4] | | 45 | IOH | ı | P0[5] | |
| 36 | I/O | ı | P2[6] | | 46 | IOH | I | P0[3] | Integrating input |
| 37 | IOH | ı | P0[0] | | 47 | | wer | V_{SS} | Ground connection |
| 38 | IOH | | P0[2] | | 48 | IOH | 1 | P0[1] | |
| 39 | IOH | | P0[4] | | CP | Po | wer | V_{SS} | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes
24. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

25. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

^{26.} Alternate SPI clock.



48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.

Table 10. Pin Definitions – CY8C20066A PSoC Device [27, 28]

| | | | | uo | | | Figi | ure 11. (| CY8C20066A PSoC Device |
|---------|---------|--------|----------|--|---------|-----------|-------------|--|--|
| Pin No. | Digital | Analog | Name | Description | | | | OCDO 💽 | He will be with the wind of th |
| 1 | | | OCDOE | OCD mode direction pin | | | А | , E _{2[7]} = 2 | ₹ 4 4 4 4 4 4 6 6 6 6 6 8 6 7 8 P2[6],AI 35□ P2[4],AI |
| 2 | I/O | I | P2[7] | · | | | I IOX IA | 2 = P2[7], 1t, P2[5] = 3 | 35 = P2[4],AI 34 = P2[2],AI |
| 3 | I/O | ı | P2[5] | Crystal output (XOut) | | , | | n, P2[3] = 4 | L 17 |
| 4 | I/O | ı | P2[3] | Crystal input (XIn) | | | Α | I , P2[1] = 5 | 32 □ P4[2],AI |
| 5 | I/O | ı | P2[1] | | | | | I , P4[3] 🗖 6 | QFN 31= P4[0],AI |
| 6 | I/O | ı | P4[3] | | | | | I , P4[1] = 7 | |
| 7 | I/O | ı | P4[1] | | | | | I , P3[7] = 8 I , P3[5] = 9 | |
| 8 | I/O | ı | P3[7] | | | | | I, P3[3] = 1 | |
| 9 | I/O | ı | P3[5] | | | | Α | .I, P3[1] 🗖 ₁ | 1 26 ⊏ XRES |
| 10 | I/O | ı | P3[3] | | Α | I,I2C SCL | , SPI S | S, P1[7] = 1 | 25 4 5 9 16],Al |
| 11 | I/O | 1 | P3[1] | _ | | | | | |
| 12 | IOHR | ı | P1[7] | I ² C SCL, SPI SS | | | | | I2C SDA, SPI MISO, AI, PT[5] CCLK HCLK A JISSP CLK*, I2C SCL, SPI MOSI, PT[1] A JISSP DATAI, I2C SDA, SPI CLK, PT[0] AI, ISSP DATAI, I2C SDA, SPI CLK, PT[0] AI, PT[2] AI, EXTCLK, PT[4] |
| 13 | IOHR | I | P1[5] | I ² C SDA, SPI MISO | | | | | H H AI, LK, I LK, I LK, I LK, I LK, I |
| 14 | | | CCLK | OCD CPU clock output | | | | | IISO Y MC XTC |
| 15 | | | HCLK | OCD high speed clock output | | | | | SPI C L, SP A, S |
| 16 | IOHR | ı | P1[3] | SPI CLK. | | | | | S SCI |
| 17 | IOHR | ı | P1[1] | ISSP CLK ^{[29],} I ² C SCL, SPI MOSI | | | | | 7, 12C |
| 18 | Pow | er | V_{SS} | Ground connection | | | | | JZK ⁶ , ZLK ⁶ , ATA |
| 19 | I/O | | D+ | USB D+ | | | | | SP C |
| 20 | I/O | | D- | USB D- | | | | | SI'IS |
| 21 | Pow | er | V_{DD} | Supply voltage | | | | | [29] A A [29, 30] A |
| 22 | IOHR | I | P1[0] | ISSP DATA ^[29] , I ² C SDA, SPI CLK ^[30] | | | | | [29, |
| 23 | IOHR | I | P1[2] | | Pin No. | Digital | Analog | Name | Description |
| 24 | IOHR | I | P1[4] | Optional external clock input (EXTCLK) | 37 | IOH | I | P0[0] | |
| 25 | IOHR | | P1[6] | | 38 | IOH | | P0[2] | |
| 26 | Inpu | | XRES | Active high external reset with internal pull-down | 39 | IOH | ı | P0[4] | |
| 27 | I/O | I | P3[0] | | 40 | IOH | | P0[6] | |
| 28 | I/O | ı | P3[2] | | 41 | Pow | /er | V_{DD} | Supply voltage |
| 29 | I/O | ı | P3[4] | | 42 | | | OCDO | OCD even data I/O |
| 30 | I/O | ! | P3[6] | | 43 | 1017 | | OCDE | OCD odd data output |
| 31 | I/O | l l | P4[0] | | 44 | IOH | ↓ ! | P0[7] | |
| 32 | I/O | ! | P4[2] | | 45 | IOH | ↓ ! | P0[5] | |
| 33 | I/O | ! | P2[0] | | 46 | IOH | | P0[3] | Integrating input |
| 34 | I/O | ! | P2[2] | | 47 | Pow | er . | V _{SS} | Ground connection |
| 35 | 1/0 | ! | P2[4] | | 48 | IOH | I | P0[1] | |
| 36 | I/O | l | P2[6] | | CP | Pow | er_ | V_{SS} | Center pad must be connected to ground |

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

- 27. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.

Document Number: 001-54459 Rev. *E


 ^{27.} I his part is available in limited quantities for in-Circuit Debugging during prototype development. It is not available in production volumes.
 28. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 29. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues. 30. Alternate SPI clock.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x36A/46A/66A/96A PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.

Figure 12. Voltage versus CPU Frequency



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 11. Absolute Maximum Ratings

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|--|---|-----------------|-----|----------------|-------|
| T _{STG} | Storage temperature | Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability. | - 55 | +25 | +125 | °C |
| V_{DD} | Supply voltage relative to V _{SS} | - | -0.5 | _ | +6.0 | V |
| V _{IO} | DC input voltage | - | $V_{SS} - 0.5$ | _ | $V_{DD} + 0.5$ | V |
| V _{IOZ} | DC voltage applied to tristate | - | $V_{SS} - 0.5$ | _ | $V_{DD} + 0.5$ | V |
| I _{MIO} | Maximum current into any port pin | - | -25 | _ | +50 | mA |
| ESD | Electro static discharge voltage | Human body model ESD | 2000 | _ | _ | V |
| LU | Latch-up current | In accordance with JESD78 standard | _ | _ | 200 | mA |

Operating Temperature

Table 12. Operating Temperature

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|----------------|------------------------------|--|-----|-----|------|-------|
| T _A | Ambient temperature | - | -40 | _ | +85 | °C |
| T _C | Commercial temperature range | - | 0 | | 70 | °C |
| TJ | | The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 34. The user must limit the power consumption to comply with this requirement. | -40 | - | +100 | °C |

Page 17 of 43



DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC Chip-Level Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|----------------------------------|---|---|------|------|------|-------|
| V _{DD} [31, 32, 33, 34] | Supply voltage | Refer the table DC POR and LVD Specifications on page 23 | 1.71 | - | 5.50 | V |
| I _{DD24} | Supply current, IMO = 24 MHz | Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current | - | 3.32 | 4.00 | mA |
| I _{DD12} | Supply current, IMO = 12 MHz | Conditions are $V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current | - | 1.86 | 2.60 | mA |
| I _{DD6} | Supply current, IMO = 6 MHz | Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current | - | 1.13 | 1.80 | mA |
| I _{SB0} | Deep sleep current | $V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, I/O regulator turned off | _ | 0.10 | 0.50 | μΑ |
| I _{SB1} | Standby current with POR, LVD and sleep timer | $V_{DD} \le 3.0 \text{ V}, T_A = 25 ^{\circ}\text{C}, I/O \text{ regulator turned off}$ | _ | 1.07 | 1.50 | μА |

^{31.} When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.

^{32.} If powering down in standby sleep mode, to properly detect and recover from a V_{DD} brown out condition any of the following actions must be taken:

a. Bring the device out of sleep before powering down.

b. Assure that V_{DD} falls below 100 mV before powering back up.

c. Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.

d. Increase the buzz rate to assure that the falling edge of V_{DD} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register. For the referenced registers, refer to the CY8C2V33 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows the productions to be detected for edge rates clower than 11/ms. V_{DD} brown out conditions to be detected for edge rates slower than 1V/ms.

^{33.} AFor USB mode, the V_{DD} supply for bus-powered application should be limited to 4.35V-5.35V. For self-powered application, V_{DD} should be 3.15 V-3.45 V.

^{34.} For proper CapSense block functionality, if the drop in V_{DD} exceeds 5% of the base V_{DD}, the rate at which V_{DD} drops should not exceed 200 mV/s. Base V_{DD} can be between 1.8 V and 5.5 V



DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5V and 3.3 V at 25 C and are for design guidance only.

Table 14. 3.0-V to 5.5-V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|--|--|------------------------|-------|------|-------|
| R _{PU} | Pull-up resistor | _ | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | IOH \leq 10 μ A, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | _ | - | V |
| V _{OH2} | High output voltage Port 2 or 3 Pins | IOH = 1 mA, maximum of 20 mA source current in all I/Os | V _{DD} – 0.90 | _ | 1 | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | IOH < 10 μ A, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | _ | ı | < |
| V _{OH4} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | IOH = 5 mA, maximum of 20 mA source current in all I/Os | V _{DD} – 0.90 | - | - | ٧ |
| V _{OH5} | High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out | IOH < 10 μ A, V _{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA | 2.85 | 3.00 | 3.30 | V |
| V _{OH6} | High output voltage Port 1 pins with LDO regulator enabled for 3 V out | IOH = 5 mA, V _{DD} > 3.1V, maximum of 20 mA source current in all I/Os | 2.20 | _ | _ | V |
| V _{OH7} | High output voltage Port 1 pins with LDO enabled for 2.5 V out | IOH < 10 μA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 2.35 | 2.50 | 2.75 | V |
| V _{OH8} | High output voltage Port 1 pins with LDO enabled for 2.5 V out | IOH = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.90 | _ | _ | V |
| V _{OH9} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | IOH < 10 μ A, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.60 | 1.80 | 2.10 | V |
| V _{OH10} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | IOH = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os | 1.20 | - | - | V |
| V _{OL} | Low output voltage | IOL = 25 mA, V_{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.75 | V |
| V_{IL} | Input low voltage | _ | _ | _ | 0.80 | V |
| V _{IH} | Input high voltage | - | 2.00 | _ | _ | V |
| V_{H} | Input hysteresis voltage | _ | _ | 80 | ı | mV |
| I_{IL} | Input leakage (Absolute Value) | _ | _ | 0.001 | 1 | μА |
| C _{PIN} | Pin capacitance | Package and pin dependent Temp = 25 °C | 0.50 | 1.70 | 7 | pF |

Document Number: 001-54459 Rev. *E Page 19 of 43



Table 15. 2.4V to 3.0V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|---|--|------------------------|------|------|-------|
| R _{PU} | Pull-up resistor | _ | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | IOH < 10 μA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.20 | - | _ | V |
| V _{OH2} | High output voltage Port 2 or 3 Pins | IOH = 0.2 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.40 | - | _ | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1 | IOH < 10 μA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.20 | ı | _ | V |
| V _{OH4} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1 | IOH = 2 mA, maximum of 10 mA source current in all I/Os | V _{DD} - 0.50 | ı | _ | ٧ |
| V _{OH5A} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | IOH < 10 μA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os | 1.50 | 1.80 | 2.10 | V |
| V _{OH6A} | High output voltage Port 1 pins with LDO enabled for 1.8 V out | IOH = 1 mA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os | 1.20 | ı | _ | ٧ |
| V _{OL} | Low output voltage | IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | ı | 0.75 | V |
| V_{IL} | Input low voltage | _ | _ | _ | 0.72 | V |
| V _{IH} | Input high voltage | _ | 1.40 | _ | | V |
| V _H | Input hysteresis voltage | _ | _ | 80 | - | mV |
| I _{IL} | Input leakage (absolute value) | _ | _ | 1 | 1000 | nA |
| C _{PIN} | Capacitive load on pins | Package and pin dependent Temp = 25 °C | 0.50 | 1.70 | 7 | pF |

Table 16. 1.71-V to 2.4-V DC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|---|------------------------|------|----------------------|-------|
| R _{PU} | Pull-up resistor | - | 4 | 5.60 | 8 | kΩ |
| V _{OH1} | High output voltage Port 2 or 3 pins | IOH = 10 μA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | - | _ | V |
| V _{OH2} | High output voltage Port 2 or 3 pins | IOH = 0.5 mA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.50 | - | _ | V |
| V _{OH3} | High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1 | IOH = 100 μA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.20 | - | _ | V |
| V _{OH4} | High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1 | IOH = 2 mA, maximum of 10 mA source current in all I/Os | V _{DD} – 0.50 | - | - | V |
| V _{OL} | Low output voltage | IOL = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]) | - | - | 0.40 | V |
| V_{IL} | Input low voltage | - | _ | - | $0.30 \times V_{DD}$ | V |
| V _{IH} | Input high voltage | _ | $0.65 \times V_{DD}$ | - | _ | V |

Document Number: 001-54459 Rev. *E Page 20 of 43



Table 16. 1.71-V to 2.4-V DC GPIO Specifications (continued)

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|--------------------------------|--|------|------|------|-------|
| V _H | Input hysteresis voltage | _ | - | 80 | _ | mV |
| I _{IL} | Input leakage (absolute value) | _ | _ | 1 | 1000 | nA |
| C _{PIN} | Capacitive load on pins | Package and pin dependent temp = 25 °C | 0.50 | 1.70 | 7 | pF |

Table 17. DC Characteristics - USB Interface

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------|--------------------------------------|-----------------------------|-------|------|-------|-------|
| R _{USBI} | USB D+ pull-up resistance | With idle bus | 900 | _ | 1575 | Ω |
| R _{USBA} | USB D+ pull-up resistance | While receiving traffic | 1425 | _ | 3090 | Ω |
| V _{OHUSB} | Static output high | _ | 2.8 | _ | 3.6 | V |
| V _{OLUSB} | Static output low | _ | - | _ | 0.3 | V |
| V_{DI} | Differential input sensitivity | _ | 0.2 | _ | | V |
| V _{CM} | Differential input common mode range | _ | 0.8 | _ | 2.5 | V |
| V _{SE} | Single ended receiver threshold | _ | 0.8 | _ | 2.0 | V |
| C _{IN} | Transceiver capacitance | _ | _ | _ | 50 | pF |
| I _{IO} | High Z state data line leakage | On D+ or D- line | -10 | _ | +10 | μΑ |
| R _{PS2} | PS/2 pull-up resistance | _ | 3000 | 5000 | 7000 | Ω |
| R _{EXT} | External USB series resistor | In series with each USB pin | 21.78 | 22.0 | 22.22 | Ω |

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC Analog Mux Bus Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|--|------------|-----|-----|-----|-------|
| R _{SW} | Switch resistance to common analog bus | _ | - | ı | 800 | Ω |
| R _{GND} | Resistance of initialization switch to V _{SS} | - | 1 | ı | 800 | Ω |

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8 $\mbox{\rm V}$

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Comparator Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------|--|--|-----|-----|-----|-------|
| V_{LPC} | Low power comparator (LPC) common mode | Maximum voltage limited to V _{DD} | 0.0 | - | 1.8 | V |
| I_{LPC} | LPC supply current | _ | - | 10 | 40 | μА |
| V_{OSLPC} | LPC voltage offset | _ | 1 | 2.5 | 30 | mV |

Document Number: 001-54459 Rev. *E Page 21 of 43



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40^{\circ}\text{C} <= \text{TA} <= 85^{\circ}\text{C}$, $1.71\text{V} <= \text{V}_{DD} <= 5.5\text{V}$.

Table 20. Comparator User Module Electrical Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|--------------------------|---|-----|-----|-----|-------|
| T _{COMP} | Comparator response time | 50 mV overdrive | _ | 70 | 100 | ns |
| Offset | | Valid from 0.2 V to V _{DD} – 0.2 V | _ | 2.5 | 30 | mV |
| Current | | Average DC current, 50 mV overdrive | - | 20 | 80 | μA |
| PSRR | Supply voltage > 2 V | Power supply rejection ratio | _ | 80 | _ | dB |
| FORK | Supply voltage < 2 V | Power supply rejection ratio | _ | 40 | _ | dB |
| Input range | | _ | 0 | | 1.5 | V |

ADC Electrical Specifications

Table 21.ADC User Module Electrical Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|---------------------|------------------------------|--|------------------------|------------------------|------------------------|-------|
| Input | · | • | | | | • |
| V _{IN} | Input voltage range | _ | 0 | _ | VREFADC | V |
| C _{IIN} | Input capacitance | - | _ | _ | 5 | pF |
| R _{IN} | Input resistance | Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution | 1/(500fF x data clock) | 1/(400fF x data clock) | 1/(300fF x data clock) | Ω |
| Reference | <u>.</u> | • | | | | |
| V _{REFADC} | ADC reference voltage | _ | 1.14 | _ | 1.26 | V |
| Conversion Rat | e | • | | | | |
| F _{CLK} | Data clock | Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy | 2.25 | _ | 6 | MHz |
| S8 | 8-bit sample rate | Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock) | _ | 23.43 | - | ksps |
| S10 | 10-bit sample rate | Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock) | - | 5.85 | - | ksps |
| DC Accuracy | ' | 1 | l | l | | |
| RES | Resolution | Can be set to 8-, 9-, or 10-bit | 8 | _ | 10 | bits |
| DNL | Differential nonlinearity | _ | -1 | _ | +2 | LSB |
| INL | Integral nonlinearity | _ | -2 | _ | +2 | LSB |
| E _{OFFSET} | Offset error | 8-bit resolution | 0 | 3.20 | 19.20 | LSB |
| | | 10-bit resolution | 0 | 12.80 | 76.80 | LSB |
| E _{GAIN} | Gain error | For any resolution | - 5 | _ | +5 | %FSR |
| Power | • | • | | | | |
| I _{ADC} | Operating current | - | _ | 2.10 | 2.60 | mA |
| PSRR | Power supply rejection ratio | PSRR (V _{DD} > 3.0 V) | _ | 24 | _ | dB |
| | | PSRR (V _{DD} < 3.0 V) | _ | 30 | _ | dB |

Document Number: 001-54459 Rev. *E Page 22 of 43



DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC POR and LVD Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-------------------|----------------------------------|--|----------------------|------|------|-------|
| V _{POR0} | 1.66 V selected in PSoC Designer | V_{DD} must be greater than or equal to 1.71 V | 1.61 | 1.66 | 1.71 | V |
| V _{POR1} | 2.36 V selected in PSoC Designer | during startup, reset from the XRES pin, or reset from watchdog. | _ | 2.36 | 2.41 | |
| V _{POR2} | 2.60 V selected in PSoC Designer | | _ | 2.60 | 2.66 | |
| V _{POR3} | 2.82 V selected in PSoC Designer | | _ | 2.82 | 2.95 | |
| V_{LVD0} | 2.45 V selected in PSoC Designer | _ | 2.40 | 2.45 | 2.51 | V |
| V_{LVD1} | 2.71 V selected in PSoC Designer | | 2.64 ^[35] | 2.71 | 2.78 | |
| V_{LVD2} | 2.92 V selected in PSoC Designer | | 2.85 ^[36] | 2.92 | 2.99 | |
| V_{LVD3} | 3.02 V selected in PSoC Designer | | 2.95 ^[37] | 3.02 | 3.09 | |
| V_{LVD4} | 3.13 V selected in PSoC Designer | | 3.06 | 3.13 | 3.20 | |
| V_{LVD5} | 1.90 V selected in PSoC Designer | | 1.84 | 1.90 | 2.32 | |
| V_{LVD6} | 1.80 V selected in PSoC Designer | | 1.75 ^[38] | 1.80 | 1.84 | |
| V_{LVD7} | 4.73 V selected in PSoC Designer | | 4.62 | 4.73 | 4.83 | |

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. DC Programming Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|---|---|-----------------|-----|------------------------|-------|
| V _{DDIWRITE} | Supply voltage for flash write operations | _ | 1.71 | _ | 5.25 | V |
| I _{DDP} | Supply current during programming or verify | - | _ | 5 | 25 | mA |
| V _{ILP} | Input low voltage during programming or verify | See the appropriate DC GPIO Specifications on page 19 | _ | _ | V _{IL} | ٧ |
| V _{IHP} | Input high voltage during programming or verify | See appropriate DC GPIO Specifications on page 19 table on pages 15 or 16 | V _{IH} | _ | - | V |
| I _{ILP} | Input current when Applying V _{ILP} to P1[0] or P1[1] during programming or verify | Driving internal pull-down resistor | _ | _ | 0.2 | mA |
| I _{IHP} | Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify | Driving internal pull-down resistor | _ | _ | 1.5 | mA |
| V _{OLP} | Output low voltage during programming or verify | | _ | _ | V _{SS} + 0.75 | V |
| V _{OHP} | Output high voltage during programming or verify | See appropriate DC GPIO Specifications on page 19 table on page 16. For $V_{DD} > 3V$ use V_{OH4} in Table 12 on page 17. | V _{OH} | _ | V _{DD} | V |
| Flash _{ENPB} | Flash write endurance | Erase/write cycles per block | 50,000 | _ | _ | _ |
| Flash _{DR} | Flash data retention | Following maximum Flash write cycles; ambient temperature of 55 °C | 20 | _ | _ | Years |

^{35.} Always greater than 50 mV above V_{PPOR1} voltage for falling supply.
36. Always greater than 50 mV above V_{PPOR2} voltage for falling supply.
37. Always greater than 50 mV above V_{PPOR3} voltage for falling supply.
38. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.



AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Chip-Level Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------------|---|---|------|-----|-------|-------|
| F _{IMO24} | Internal main oscillator frequency at 24 MHz Setting | _ | 22.8 | 24 | 25.2 | MHz |
| F _{IMO12} | Internal main oscillator frequency at 12 MHz setting | _ | 11.4 | 12 | 12.6 | MHz |
| F _{IMO6} | Internal main oscillator frequency at 6 MHz setting | _ | 5.7 | 6.0 | 6.3 | MHz |
| F _{CPU} | CPU frequency | - | 0.75 | _ | 25.20 | MHz |
| F _{32K1} | Internal low speed oscillator frequency | - | 19 | 32 | 50 | kHz |
| F _{32K_U} | Internal low speed oscillator (ILO) untrimmed frequency) | _ | 13 | 32 | 82 | kHz |
| DC _{IMO} | Duty cycle of IMO | - | 40 | 50 | 60 | % |
| DC _{ILO} | Internal low speed oscillator duty cycle | - | 40 | 50 | 60 | % |
| SR _{POWER_UP} | Power supply slew rate | V _{DD} slew rate during power-up | - | _ | 250 | V/ms |
| t _{XRST} | External reset pulse width at power-up | After supply voltage is valid | 1 | _ | - | ms |
| t _{XRST2} | External reset pulse width after power-up ^[39] | Applies after part has booted | 10 | _ | - | μS |

Note

39. The minimum required XRES pulse length is longer when programming the device (see Table 30 on page 27).



AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC GPIO Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|----------------------|---|---|-----|-----|--|-------|
| F _{GPIO} | GPIO operating frequency | Normal strong mode Port 0, 1 | 0 | _ | 6 MHz for 1.71 V <v<sub>DD < 2 .40 V</v<sub> | MHz |
| | | | 0 | _ | 12 MHz for 2.40 V < V _{DD} < 5.50 V | MHz |
| t _{RISE23} | Rise time, strong mode, Cload = 50 pF Ports 2 or 3 | V _{DD} = 3.0 to 3.6 V, 10% to 90% | 15 | _ | 80 | ns |
| t _{RISE23L} | Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3 | V _{DD} = 1.71 to 3.0 V, 10% to 90% | 15 | - | 80 | ns |
| t _{RISE01} | Rise time, strong mode, Cload = 50 pF Ports 0 or 1 | V _{DD} = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled | 10 | _ | 50 | ns |
| t _{RISE01L} | Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1 | V _{DD} = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled | 10 | _ | 80 | ns |
| t _{FALL} | Fall time, strong mode, Cload = 50 pF all ports | $V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, 10\% \text{ to } 90\%$ | 10 | _ | 50 | ns |
| t _{FALLL} | Fall time, strong mode low supply, Cload = 50 pF, all ports | V _{DD} = 1.71 to 3.0 V, 10% to 90% | 10 | _ | 70 | ns |

Figure 13. GPIO Timing Diagram






Table 26. AC Characteristics - USB Data Timings

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------------------|--|--------------------|------------|-----|------------|-------|
| t _{DRATE} | Full speed data rate | Average bit rate | 12 – 0.25% | 12 | 12 + 0.25% | MHz |
| t _{JR1} | Receiver jitter tolerance | To next transition | -18.5 | _ | 18.5 | ns |
| t _{JR2} | Receiver jitter tolerance | To pair transition | -9.0 | _ | 9 | ns |
| t _{DJ1} | FS Driver jitter | To next transition | -3.5 | _ | 3.5 | ns |
| t _{DJ2} | FS Driver jitter | To pair transition | -4.0 | _ | 4.0 | ns |
| t _{FDEOP} | Source jitter for differential transition | To SE0 transition | -2.0 | _ | 5 | ns |
| t _{FEOPT} | Source SE0 interval of EOP | - | 160.0 | _ | 175 | ns |
| t _{FEOPR} | Receiver SE0 interval of EOP | - | 82.0 | _ | _ | ns |
| t _{FST} | Width of SE0 interval during differential transition | - | _ | - | 14 | ns |

Table 27. AC Characteristics - USB Driver

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------------------|---------------------------------|------------|------|-----|------|-------|
| t _{FR} | Transition rise time | 50 pF | 4 | - | 20 | ns |
| t _{FF} | Transition fall time | 50 pF | 4 | _ | 20 | ns |
| t _{FRFM} ^[40] | Rise/fall time matching | _ | 90 | _ | 111 | % |
| V _{CRS} | Output signal crossover voltage | _ | 1.30 | 1 | 2.00 | V |

AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC Low Power Comparator Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|---|--|-----|-----|-----|-------|
| t _{LPC} | Comparator response time, 50 mV overdrive | 50 mV overdrive does not include offset voltage. | _ | 1 | 100 | ns |

AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC External Clock Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|--------|---|------------|-------|-----|-------|-------|
| 000-/ | Frequency (external oscillator frequency) | _ | 0.75 | _ | 25.20 | MHz |
| | High period | _ | 20.60 | _ | 5300 | ns |
| | Low period | _ | 20.60 | _ | _ | ns |
| | Power-up IMO to switch | _ | 150 | 1 | 1 | μS |

Note


Document Number: 001-54459 Rev. *E Page 26 of 43

^{40.} T_{FRFM} is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15V.



AC Programming Specifications

Figure 14. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 30. AC Programming Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|----------------------|--|---|-------|-----|-------|-------|
| t _{RSCLK} | Rise time of SCLK | _ | 1 | _ | 20 | ns |
| t _{FSCLK} | Fall time of SCLK | _ | 1 | _ | 20 | ns |
| t _{SSCLK} | Data setup time to falling edge of SCLK | _ | 40 | _ | _ | ns |
| t _{HSCLK} | Data hold time from falling edge of SCLK | _ | 40 | _ | _ | ns |
| F _{SCLK} | Frequency of SCLK | _ | 0 | _ | 8 | MHz |
| t _{ERASEB} | Flash erase time (block) | - | _ | _ | 18 | ms |
| t _{WRITE} | Flash block write time | _ | _ | _ | 25 | ms |
| t _{DSCLK} | Data out delay from falling edge of SCLK | 3.6 < V _{DD} | _ | _ | 60 | ns |
| t _{DSCLK3} | Data out delay from falling edge of SCLK | $3.0 \le V_{DD} \le 3.6$ | _ | _ | 85 | ns |
| t _{DSCLK2} | Data out delay from falling edge of SCLK | $1.71 \le V_{DD} \le 3.0$ | _ | _ | 130 | ns |
| t _{XRST3} | External reset pulse width after power-up | Required to enter programming mode when coming out of sleep | 300 | - | - | μS |
| t _{XRES} | XRES pulse length | _ | 300 | _ | _ | μS |
| t _{VDDWAIT} | V _{DD} stable to wait-and-poll hold off | _ | 0.1 | _ | 1 | ms |
| t _{VDDXRES} | V _{DD} stable to XRES assertion delay | _ | 14.27 | _ | _ | ms |
| t _{POLL} | SDATA high pulse time | - | 0.01 | _ | 200 | ms |
| t _{ACQ} | "Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks. | _ | 3.20 | - | 19.60 | ms |
| t _{XRESINI} | "Key window" time after an XRES event, based on 8 ILO clocks | _ | 98 | - | 615 | μS |

Page 27 of 43




AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC Characteristics of the I²C SDA and SCL Pins

| Symbol | Description | Standard Mode | | Fast Mode | | Units |
|---------------------|---|------------------|------|---------------------|------|-------|
| - | · | Min | Max | Min | Max | |
| f _{SCL} | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| t _{HD;STA} | Hold time (repeated) START condition. After this period, the first clock pulse is generated | 4.0 | _ | 0.6 | - | μs |
| t_{LOW} | LOW period of the SCL clock | 4.7 | - | 1.3 | _ | μs |
| t _{HIGH} | HIGH Period of the SCL clock | 4.0 | _ | 0.6 | - | μs |
| t _{SU;STA} | Setup time for a repeated START condition | 4.7 | _ | 0.6 | - | μs |
| t _{HD;DAT} | Data hold time | 0 | 3.45 | 0 | 0.90 | μs |
| t _{SU;DAT} | Data setup time | 250 | _ | 100 ^[41] | _ | ns |
| t _{SU;STO} | Setup time for STOP condition | 4.0 | _ | 0.6 | - | μs |
| t _{BUF} | Bus free time between a STOP and START condition | 4.7 | _ | 1.3 | - | μs |
| t_{SP} | Pulse width of spikes are suppressed by the input filter | _ | _ | 0 | 50 | ns |

Figure 15. Definition for Timing for Fast/Standard Mode on the I²C Bus



Document Number: 001-54459 Rev. *E Page 28 of 43

^{41.} A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 32. SPI Master AC Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|-----------------------|-------------------------|---|-----------|--------|--------|------------|
| F _{SCLK} | SCLK clock frequency | $V_{DD} \ge 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$ | - - | _ _ | 6 3 | MHz MHz |
| DC | SCLK duty cycle | _ | - | 50 | - | % |
| t _{SETUP} | MISO to SCLK setup time | $V_{DD} \ge 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$ | 60 100 | _ | _ _ | ns ns |
| t _{HOLD} | SCLK to MISO hold time | _ | 40 | _ | - | ns |
| t _{OUT_VAL} | SCLK to MOSI valid time | _ | _ | _ | 40 | ns |
| t _{OUT_HIGH} | MOSI high time | _ | 40 | _ | _ | ns |

Figure 16. SPI Master Mode 0 and 2




Figure 17. SPI Master Mode 1 and 3






Table 33. SPI Slave AC Specifications

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------------|--------------------------------|----------------------------|--------|-----|-----|-------|
| F _{SCLK} | SCLK clock frequency | $V_{DD} \ge 2.4 \text{ V}$ | _ | _ | 12 | MHz |
| | | V _{DD} < 2.4 V | _ | - | 6 | MHz |
| t_{LOW} | SCLK low time | _ | 41.67 | _ | _ | ns |
| t _{HIGH} | SCLK high time | _ | 41.67 | _ | _ | ns |
| t _{SETUP} | MOSI to SCLK setup time | _ | 30 | _ | _ | ns |
| t _{HOLD} | SCLK to MOSI hold time | _ | 50 | _ | _ | ns |
| t _{SS_MISO} | SS high to MISO valid | _ | _ | _ | 153 | ns |
| t _{SCLK_MISO} | SCLK to MISO valid | _ | _ | _ | 125 | ns |
| t _{SS_HIGH} | SS high time | _ | _ | _ | 50 | ns |
| t _{SS_CLK} | Time from SS low to first SCLK | _ | 2/SCLK | _ | _ | ns |
| t _{CLK_SS} | Time from last SCLK to SS high | _ | 2/SCLK | _ | _ | ns |

Figure 18. SPI Slave Mode 0 and 2





Figure 19. SPI Slave Mode 1 and 3



Document Number: 001-54459 Rev. *E



Packaging Information

This section illustrates the packaging specifications for the CY8C20x36A/46A/66A/96A PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

Figure 20. 16-pin QFN No E-pad 3x3x0.6 mm Package Outline (Sawn)





Figure 21. 24-Pin (4 \times 4 \times 0.6 mm) QFN



- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. UNIT PACKAGE WEIGHT: 0.024 grams
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *C

001-42168 *D



3. PACKAGE WEIGHT: 0.0388g 4. DIMENSIONS ARE IN MILLIMETERS





Figure 22. 32-Pin (5 \times 5 \times 0.6 mm) QFN



Document Number: 001-54459 Rev. *E Page 32 of 43







Figure 24. 48-Pin (7 \times 7 \times 1.0 mm) QFN

Figure 25. 30-Ball (2.2 × 2.32 × 0.40 mm) WLCSP



Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

4. ALL DIMENSIONS ARE IN MILLIMETERS

Document Number: 001-54459 Rev. *E



Thermal Impedances

Table 34. Thermal Impedances per Package

| Package | Typical θ _{JA} ^[42] |
|----------------------------|---|
| 16 Pin QFN | 33 °C/W |
| 24 Pin QFN ^[43] | 21 °C/W |
| 32 Pin QFN ^[43] | 20 °C/W |
| 48 Pin SSOP | 69 °C/W |
| 48 Pin QFN ^[43] | 18 °C/W |
| 30 Ball WLCSP | 54 °C/W |

Capacitance on Crystal Pins

Table 35. Typical Package Capacitance on Crystal Pins

| Package | Package Capacitance |
|------------|---------------------|
| 32 Pin QFN | 3.2 pF |
| 48 Pin QFN | 3.3 pF |

Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 36. Solder Reflow Peak Temperature

| Package | Minimum Peak Temperature ^[44] | Maximum Peak Temperature |
|---------------|--|--------------------------|
| 16 Pin QFN | 240 °C | 260 °C |
| 24 Pin QFN | 240 °C | 260 °C |
| 32 Pin QFN | 240 °C | 260 °C |
| 48 Pin SSOP | 220 °C | 260 °C |
| 48 Pin QFN | 240 °C | 260 °C |
| 30 Ball WLCSP | 240 °C | 260 °C |

 ^{42.} T_J = T_A + Power × θ_{JA}.
 43. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
 44. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at http://www.cypress.com/psocdesigner and includes a free C compiler.

PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/46A/66A/96A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at

http://www.cypress.com/psocprogrammer..

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466A-24PXI 28-PDIP Chip Samples

Document Number: 001-54459 Rev. *E Page 35 of 43



Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller Board
- CY3240-I2USB Bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 Retractable Cable
- CY3280-20x66 Kit CD

Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable



Accessories (Emulation and Programming)

Table 37. Emulation and Programming Accessories

| Part Number | Pin Package | Flex-Pod Kit ^[45] | Foot Kit ^[46] | Adapter ^[47] |
|-------------------|-------------|------------------------------|--------------------------|-------------------------|
| CY8C20236A-24LKXI | 16 QFN | CY3250-20246QFN | CY3250-20246QFN-POD | See note 43 |
| CY8C20246A-24LKXI | 16 QFN | CY3250-20246QFN | CY3250-20246QFN-POD | See note 47 |
| CY8C20336A-24LQXI | 24 QFN | CY3250-20346QFN | CY3250-20346QFN-POD | See note 43 |
| CY8C20346A-24LQXI | 24 QFN | CY3250-20346QFN | CY3250-20346QFN-POD | See note 47 |
| CY8C20396A-24LQXI | 24 QFN | | Not Supported | |
| CY8C20436A-24LQXI | 32 QFN | CY3250-20466QFN | CY3250-20466QFN-POD | See note 43 |
| CY8C20446A-24LQXI | 32 QFN | CY3250-20466QFN | CY3250-20466QFN-POD | See note 47 |
| CY8C20466A-24LQXI | 32 QFN | CY3250-20466QFN | CY3250-20466QFN-POD | See note 47 |
| CY8C20496A-24LQXI | 32 QFN | | Not Supported | |
| CY8C20536A-24PVXI | 48 SSOP | CY3250-20566 | CY3250-20566-POD | See note 47 |
| CY8C20546A-24PVXI | 48 SSOP | CY3250-20566 | CY3250-20566-POD | See note 47 |
| CY8C20566A-24PVXI | 48 SSOP | CY3250-20566 | CY3250-20566-POD | See note 47 |
| CY8C20636A-24LTXI | 48 QFN | CY3250-20666QFN | CY3250-20666QFN-POD | See note 47 |
| CY8C20646A-24LTXI | 48 QFN | CY3250-20666QFN | CY3250-20666QFN-POD | See note 47 |
| CY8C20666A-24LTXI | 48 QFN | CY3250-20666QFN | CY3250-20666QFN-POD | See note 47 |

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note Debugging - Build a PSoC Emulator into Your Board - AN2323.

^{45.} Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
46. Foot kit includes surface mount feet that can be soldered to the target PCB.
47. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.



Ordering Information

The following table lists the CY8C20x36A/46A/66A/96A PSoC devices' key package features and ordering codes..

Table 38. PSoC Device Key Features and Ordering Information

| Package | Ordering Code | Flash (Bytes) | SRAM (Bytes) | CapSense Blocks | Digital I/O Pins | Analog Inputs ^[48] | XRES Pin | USB | ADC |
|---|--------------------|------------------|-----------------|--------------------|---------------------|----------------------------------|-------------|-----|-----|
| 16-Pin (3 × 3 × 0.6 mm) QFN | CY8C20236A-24LKXI | 8 K | 1 K | 1 | 13 | 13 | Yes | No | Yes |
| 16-Pin (3 x 3 x 0.6 mm) QFN (Tape and Reel) | CY8C20236A-24LKXIT | 8 K | 1 K | 1 | 13 | 13 | Yes | No | Yes |
| 16-Pin (3 × 3 × 0.6 mm) QFN | CY8C20246A-24LKXI | 16 K | 2 K | 1 | 13 | 13 | Yes | No | Yes |
| 16-Pin (3 x 3 x 0.6 mm) QFN (Tape and Reel) | CY8C20246A-24LKXIT | 16 K | 2 K | 1 | 13 | 13 | Yes | No | Yes |
| 24-Pin (4 × 4 × 0.6 mm) QFN | CY8C20336A-24LQXI | 8 K | 1 K | 1 | 20 | 20 | Yes | No | Yes |
| 24-Pin (4 x 4 x 0.6 mm) QFN (Tape and Reel) | CY8C20336A-24LQXIT | 8 K | 1 K | 1 | 20 | 20 | Yes | No | Yes |
| 24-Pin (4 × 4 × 0.6 mm) QFN | CY8C20346A-24LQXI | 16 K | 2 K | 1 | 20 | 20 | Yes | No | Yes |
| 24-Pin (4 x 4 x 0.6 mm) QFN (Tape and Reel) | CY8C20346A-24LQXIT | 16 K | 2 K | 1 | 20 | 20 | Yes | No | Yes |
| 24-Pin (4 × 4 × 0.6 mm) QFN | CY8C20396A-24LQXI | 16 K | 2 K | 1 | 19 | 19 | Yes | Yes | Yes |
| 24-Pin (4 \times 4 \times 0.6 mm) QFN (Tape and Reel) | CY8C20396A-24LQXIT | 16 K | 2 K | 1 | 19 | 19 | Yes | Yes | Yes |
| 32-Pin (5 x 5 x 0.6 mm) QFN | CY8C20436A-24LQXI | 8 K | 1 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 \times 5 \times 0.6 mm) QFN (Tape and Reel) | CY8C20436A-24LQXIT | 8 K | 1 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 × 5 × 0.6 mm) QFN | CY8C20446A-24LQXI | 16 K | 2 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 \times 5 \times 0.6 mm) QFN (Tape and Reel) | CY8C20446A-24LQXIT | 16 K | 2 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 × 5 × 0.6 mm) QFN | CY8C20466A-24LQXI | 32 K | 2 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 \times 5 \times 0.6 mm) QFN (Tape and Reel) | CY8C20466A-24LQXIT | 32 K | 2 K | 1 | 28 | 28 | Yes | No | Yes |
| 32-Pin (5 × 5 × 0.6 mm) QFN | CY8C20496A-24LQXI | 16 K | 2 K | 1 | 25 | 25 | Yes | Yes | Yes |
| 32-Pin (5 \times 5 \times 0.6 mm) QFN (Tape and Reel) | CY8C20496A-24LQXIT | 16 K | 2 K | 1 | 25 | 25 | Yes | Yes | Yes |
| 48-Pin SSOP | CY8C20536A-24PVXI | 8 K | 1 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin SSOP (Tape and Reel) | CY8C20536A-24PVXIT | 8 K | 1 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin SSOP | CY8C20546A-24PVXI | 16 K | 2 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin SSOP (Tape and Reel) | CY8C20546A-24PVXIT | 16 K | 2 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin SSOP | CY8C20566A-24PVXI | 32 K | 2 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin SSOP (Tape and Reel) | CY8C20566A-24PVXIT | 32 K | 2 K | 1 | 34 | 34 | Yes | No | Yes |
| 48-Pin (7 × 7 mm) QFN | CY8C20636A-24LTXI | 8 K | 1 K | 1 | 36 | 36 | Yes | No | Yes |
| 48-Pin (7 × 7 mm) QFN (Tape and Reel) | CY8C20636A-24LTXIT | 8 K | 1 K | 1 | 36 | 36 | Yes | No | Yes |
| 48-Pin (7 × 7 mm) QFN | CY8C20646A-24LTXI | 16 K | 2 K | 1 | 36 | 36 | Yes | Yes | Yes |
| 48-Pin (7 x 7 mm) QFN (Tape and Reel) | CY8C20646A-24LTXIT | 16 K | 2 K | 1 | 36 | 36 | Yes | Yes | Yes |
| 48-Pin (7 x 7 mm) QFN | CY8C20666A-24LTXI | 32 K | 2 K | 1 | 36 | 36 | Yes | Yes | Yes |


Document Number: 001-54459 Rev. *E Page 38 of 43



Table 38. PSoC Device Key Features and Ordering Information

| Package | Ordering Code | Flash (Bytes) | SRAM (Bytes) | CapSense Blocks | Digital I/O Pins | Analog Inputs ^[48] | XRES Pin | USB | ADC |
|---|-------------------------|------------------|-----------------|--------------------|---------------------|----------------------------------|-------------|-----|-----|
| 48-Pin (7 x 7 mm) QFN (Tape and Reel) | CY8C20666A-24LTXIT | 32 K | 2 K | 1 | 36 | 36 | Yes | Yes | Yes |
| 48-Pin (7 x 7 mm) QFN (OCD) ^[48] | CY8C20066A-24LTXI | 32 K | 2 K | 1 | 36 | 36 | Yes | Yes | Yes |
| 30-Pin WLCSP | CY8C20746A-24FDXC | 16 K | 1 K | 1 | 27 | 27 | Yes | No | Yes |
| 30-Pin WLCSP (Tape and Reel) | CY8C20746A-24FDXCT | 16 K | 1 K | 1 | 27 | 27 | Yes | No | Yes |
| 30-Pin WLCSP | CY8C20766A-24FDXC | 32 K | 2 K | 1 | 27 | 27 | Yes | No | Yes |
| 30-Pin WLCSP (Tape and Reel) | CY8C20766A-24FDXCT | 32 K | 2 K | 1 | 27 | 27 | Yes | No | Yes |
| 24-Pin (4 × 4 × 0.6 mm) QFN | CY8C20336AN-24LQXI | 8 K | 1 K | 1 | 20 | 20 | Yes | No | No |
| 24-Pin (4 x 4 x 0.6 mm) QFN (Tape and Reel) | CY8C20336AN- 24LQXIT | 8 K | 1 K | 1 | 20 | 20 | Yes | No | No |
| 32-Pin (5 × 5 × 0.6 mm) QFN | CY8C20436AN-24LQXI | 8 K | 1 K | 1 | 28 | 28 | Yes | No | No |
| 32-Pin (5 \times 5 \times 0.6 mm) QFN (Tape and Reel) | CY8C20436AN- 24LQXIT | 8 K | 1 K | 1 | 28 | 28 | Yes | No | No |
| 48-Pin (7 × 7 mm) QFN | CY8C20636AN-24LTXI | 8 K | 1 K | 1 | 36 | 36 | Yes | No | No |
| 48-Pin (7 x 7 mm) QFN (Tape and Reel) | CY8C20636AN-24LTXIT | 8 K | 1 K | 1 | 36 | 36 | Yes | No | No |

Ordering Code Definitions



Note
48. Dual-function Digital I/O Pins also connect to the common analog mux.

Document Number: 001-54459 Rev. *E



Acronymns

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Document

| Table 39. Ac | ronyms Used in this Document |
|------------------|---|
| Acronym | Description |
| AC | alternating current |
| ADC | analog-to-digital converter |
| API | application programming interface |
| CMOS | complementary metal oxide semiconductor |
| CPU | central processing unit |
| DAC | digital-to-analog converter |
| DC | direct current |
| EOP | end of packet |
| FSR | full scale range |
| GPIO | general purpose input/output |
| GUI | graphical user interface |
| I ² C | inter-integrated circuit |
| ICE | in-circuit emulator |
| IDAC | digital analog converter current |
| ILO | internal low speed oscillator |
| IMO | internal main oscillator |
| 1/0 | input/output |
| ISSP | in-system serial programming |
| LCD | liquid crystal display |
| LDO | |
| | low dropout (regulator) |
| LSB | least-significant bit |
| LVD | low voltage detect |
| MCU | micro-controller unit |
| MIPS | mega instructions per second |
| MISO | master in slave out |
| MOSI | master out slave in |
| MSB | most-significant bit |
| OCD | on-chip debugger |
| POR | power on reset |
| PPOR | precision power on reset |
| PSRR | power supply rejection ratio |
| PWRSYS | power system |
| PSoC® | Programmable System-on-Chip |
| SLIMO | slow internal main oscillator |
| SRAM | static random access memory |
| SNR | signal to noise ratio |
| QFN | quad flat no-lead |
| SCL | serial I2C clock |
| SDA | serial I2C data |
| SDATA | serial ISSP data |
| SPI | serial peripheral interface |
| SS | slave select |
| SSOP | shrink small outline package |
| TC | test controller |
| USB | universal serial bus |
| USB D+ | USB Data + |
| USB D- | USB Data- |
| WLCSP | wafer level chip scale package |
| XTAL | crystal |
| | . , |

Reference Documents

- Technical reference manual for CY8C20xx6 devices
- In-system Serial Programming (ISSP) protocol for 20xx6 (AN2026C)
- Host Sourced Serial Programming for 20xx6 devices (AN59389)

Document Conventions

Units of Measure

Table 40 lists all the abbreviations used to measure the PSoC devices.

Table 40. Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-------------------------------|--|--|--|
| °C | degree Celsius | | | |
| dB | decibels | | | |
| fF | femto farad | | | |
| g | gram | | | |
| Hz | hertz | | | |
| KB | 1024 bytes | | | |
| Kbit | 1024 bits | | | |
| KHz | kilohertz | | | |
| Ksps | kilo samples per second | | | |
| kΩ | kilohm | | | |
| MHz | megahertz | | | |
| ΜΩ | megaohm | | | |
| μΑ | microampere | | | |
| μF | microfarad | | | |
| μΗ | microhenry | | | |
| μS | microsecond | | | |
| μW | microwatts | | | |
| mA | milli-ampere | | | |
| ms | milli-second | | | |
| mV | milli-volts | | | |
| nA | nanoampere | | | |
| ns | nanosecond | | | |
| nV | nanovolts | | | |
| W | ohm | | | |
| pA | picoampere | | | |
| pF | picofarad | | | |
| рр | peak-to-peak | | | |
| ppm | parts per million | | | |
| ps | picosecond | | | |
| sps | samples per second | | | |
| S | sigma: one standard deviation | | | |
| V | volts | | | |
| W | watt | | | |

Document Number: 001-54459 Rev. *E Page 40 of 43



Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non-linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



Document History Page

| Revision | ECN | Origin of Change | Submission Date | Description of Change |
|----------|---------|------------------|------------------------|--|
| ** | 2737924 | SNV | 07/14/09 | New silicon and document |
| *A | 2764528 | MATT | 09/16/2009 | Updated AC Chip Level Specifications Updated ADC User Module Electrical Specifications table Added Note 5. Added SR _{POWER_UP} parameter. Updated Ordering information. Updated Capacitance on Crystal Pins |
| *B | 2803229 | VZD | 11/10/09 | Added Contents on page 3. Added Note 6 on page 20. Edited Features section to include reference to Incremental ADC. |
| *C | 2846083 | DST/KEJO | 01/12/2010 | Updated AC Programming Specifications on page 27 per CD 56531 Updated Idd typical values in DC Chip-Level Specifications o page 18. Added 30-pin WLCSP pin and package details Added Contents on page 2. |
| *D | 2935141 | KEJO/ISW/SSHH | 03/05/2010 | Updated Features on page 1. Added SmartSense™ on page 4. Updated PSoC® Functional Overview on page 4. Removed SNR statement regarding on page 4 (Analog Multiplexer section). Updated on page 5 with the I2C enhanced slave interface poin Removed references to "system level" in Designing with PSoC Designer on page 6. Changed TC CLK and TC DATA to ISSP CLK and ISSP DATA respectively in all the pinouts. Modified notes in Pinouts. Updated 30-ball pin diagram. Removed IMO frequency trim options diagram in Electrical Specifications on page 17. Updated and formatted values in DC and AC specifications. Updated Ordering information table. Updated 48-pin SSOP package diagram. Added 30-Ball WLCSP package spec 001-50669. Removed AC Analog Mux Bus Specifications section. Added SPI Master and Slave mode diagrams. Modified Definition for Timing for Fast/Standard Mode on the I2C Bus on page 28. Updated Thermal Impedances on page 34. Combined Development Tools with Development Tool Selection on page 35. Removed references to "system level" Updated Evaluation Tools on page 36. Added Ordering Code Definitions on page 39. Updated Acronyms Used on page 40. Added Glossary and Reference Documents on page 40. Changed datasheet status from Preliminary to Final |
| *E | 3043291 | SAAC | 09/30/10 | Change: Added the line "Supports SmartSense" under the "Low power CapSense® block" bullet in the Features section Areas affected: Features section. Impact: Helps to know that this part has the feature of AutoTuning. Change: Replaced pod MPNs. Areas affected: Foot kit column of table 37. Change: Template and Styles update. Areas affected: Entire datasheet. Impact: Datasheet adheres to Cypress standards. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-54459 Rev. *E

Revised September 30, 2010

Page 43 of 43