

LH534600

CMOS 4M (512K × 8 / 256K × 16)
Mask-Programmable ROM

FEATURES

- 524,288 × 8 bit organization
(Byte mode)
- 262,144 × 16 bit organization
(Word mode)
- BYTE input pin selects bit configuration
- Access time: 100 ns (MAX.)
- Low-power consumption:
Operating: 550 mW (MAX.)
Standby: 1.65 mW (MAX.)
- Static operation (Internal sync. system)
- Automatic power-down mode
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
40-pin, 600-mil DIP
40-pin, 525-mil SOP
44-pin, 14 × 14 mm² QFP
48-pin, 12 × 18 mm² TSOP (Type I)
- X16 word-wide pinout

DESCRIPTION

The LH534600 is a 4M bit mask-programmable ROM with two programmable memory organizations of byte and word modes. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP, SOP, and QFP Packages

SHARP CORP

61E D ■ 8180798 0009914 269 ■ SRPJ




Figure 2. LH534600 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A-1	Address input (BYTE MODE)	1
A ₀ - A ₁₇	Address input	
D ₀ - D ₁₅	Data output	
CE	Chip Enable input	

NOTES:

1. D₁₅/A-1 pin becomes LSB address input (A-1) when the bit configuration is set in byte mode, and data output (D₁₅) when in word mode. BYTE input pin selects bit configuration.
2. Active level of OE/̄OE is mask-programmable.

SIGNAL	PIN NAME	NOTE
OE/̄OE	Output Enable Input	2
BYTE	Byte/word switch	
V _{CC}	Power supply (+5 V)	
GND	Ground	

SHARP CORP

61E D ■ 8180798 0009915 1T5 ■ SRPJ

TRUTH TABLE

\overline{CE}	\overline{OE}	BYTE	A-1	MODE	$D_0 - D_7$	$D_8 - D_{15}$	SUPPLY CURRENT	NOTE
H	X	X	X	Non selected	High-Z		Standby (I_{SB})	
L	H	X	X	Non selected	High-Z		Operating (I_{CC})	1
L	L	H	Input inhibit	Word	$D_0 - D_7$	$D_8 - D_{15}$	Operating (I_{CC})	
L	L	L	L	Byte	$D_0 - D_7$	High-Z	Operating (I_{CC})	
L	L	L	H	Byte	$D_8 - D_{15}$	High-Z	Operating (I_{CC})	

NOTE:

1. The input state of \overline{BYTE} pin must not be changed during operation. The \overline{BYTE} pin must be set to either High or Low.
 $X = H$ or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V_{CC}	-0.3 to +7.0	V	
Input voltage	V_{IN}	-0.3 to $V_{CC} + 0.3$	V	1
Output voltage	V_{OUT}	-0.3 to $V_{CC} + 0.3$	V	
Operating temperature	T_{OPR}	0 to +70	°C	
Storage temperature	T_{STG}	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS ($T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V_{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V_{IL}		-0.3		0.8	V	
Input 'High' voltage	V_{IH}		2.2		$V_{CC} + 0.3$	V	
Output 'Low' voltage	V_{OL}	$I_{OL} = 2.0 \text{ mA}$			0.4	V	
Output 'High' voltage	V_{OH}	$I_{OH} = -400 \mu\text{A}$	2.4			V	
Input leakage current	$ I_{LI} $	$V_{IN} = 0 \text{ V}$ to V_{CC}			10	μA	
Output leakage current	$ I_{LO} $	$V_{OUT} = 0 \text{ V}$ to V_{CC}			10	μA	1
Operating current	I_{CC1}	$t_{RC} = 100 \text{ ns}$			100	mA	2
	I_{CC2}	$t_{RC} = 1 \mu\text{s}$			70		
	I_{CC3}	$t_{RC} = 100 \text{ ns}$			100	mA	3
	I_{CC4}	$t_{RC} = 1 \mu\text{s}$			70		
Standby current	I_{SB1}	$\overline{CE} = V_{IH}$			3	mA	
	I_{SB2}	$\overline{CE} = V_{CC} - 0.2 \text{ V}$			300	μA	

NOTES:

- $OE = V_{IL}$, $\overline{CE}/\overline{OE} = V_{IH}$
- $V_{IN} = V_{IH}/V_{IL}$, $\overline{CE} = V_{IL}$, outputs open
- $V_{IN} = (V_{CC} - 0.2 \text{ V})$ or 0.2 V , $\overline{CE} = 0.2 \text{ V}$, outputs open

SHARP CORP

61E D ■ 8180798 0009916 031 ■ SRPJ

AC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	LH534600			UNIT	NOTE
		MIN.	TYP.	MAX.		
Read cycle time	t _{RC}	100			ns	
Address access time	t _{AA}			100	ns	
Chip enable access time	t _{ACE}			100	ns	
Output enable delay time	t _{OE}			40	ns	
Output hold time	t _{OH}	5			ns	
CE to output in High-Z	t _{CHZ}			40	ns	1
OE to output in High-Z	t _{OHZ}			40	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	1.5 V
Output load condition	1TTL +100 pF

CAPACITANCE (V_{CC} = 5 V ± 10%, f = 1 MHz, T_A = 25°C)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _{IN}			10	pF
Output capacitance	C _{OUT}			10	pF

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.

SHARP CORP

B1E D ■ 8180798 0009917 T78 ■ SRPJ

**NOTES:**

1. Data becomes valid after the intervals t_{AA} , t_{ACE} and t_{OE} from address input and output enable input, respectively have been met.
2. Apply to byte mode. Signals in parentheses apply to word mode.

534600-3

Figure 3. Timing Diagram

**SHARP CORP
ORDERING INFORMATION**

61E ▶ ■ 8180798 0009918 904 ■ SRPJ

<u>LH534600</u> Device Type	X Package	- ## Speed
10 100 Access Time (ns)		
D 40-pin, 600-mil DIP (DIP40-P-600) M 44-pin, 14 x 14 mm ² QFP (QFP44-P-1414) N 40-pin, 525-mil SOP (SOP40-P-525) T 48-pin, 12 x 18 mm ² TSOP (Type I) (TSOP48-P-1218)		
CMOS 4M (512K x 16) Mask Programmable ROM		

Example: LH534600D-10 (CMOS 4M Mask Programmable ROM, 100 ns, 40-pin, 600-mil DIP)

534600-4