

150 mA, Low Dropout, CMOS Linear Regulator

ADP1710/ADP1711

FEATURES

Maximum output current: 150 mA Input voltage range: 2.5 V to 5.5 V

Light load efficient

 I_{GND} = 35 μ A with zero load I_{GND} = 40 μ A with 100 μ A load Low shutdown current: <1 μ A

Low dropout voltage: 150 mV @ 150 mA load

Initial accuracy: ±1%

Accuracy over line, load, and temperature: $\pm 2\%$ Stable with small 1 μ F ceramic output capacitor

16 fixed output voltage options: 0.75 V to 3.3 V (ADP1710)

Adjustable output voltage option: 0.8 V to 5.0 V $\,$

(ADP1710 Adjustable)

16 fixed output voltage options with reference bypass:

0.75 V to 3.3 V (ADP1711) High PSRR: 69 dB @ 1 kHz

Low noise: 40 µV_{RMS}

Excellent load/line transient response

Current limit and thermal overload protection

Logic controlled enable 5-lead TSOT package

APPLICATIONS

Mobile phones
Digital camera and audio devices
Portable and battery-powered equipment
Post dc-dc regulation

GENERAL DESCRIPTION

The ADP1710/ADP1711 are low dropout linear regulators that operate from 2.5 V to 5.5 V and provide up to 150 mA of output current. Utilizing a novel scaling architecture, ground current drawn is a very low 40 μA , when driving a 100 μA load, making the ADP1710/ADP1711 ideal for battery-operated portable equipment.

The ADP1710 and the ADP1711 are each available in sixteen fixed output voltage options. The ADP1710 is also available in an adjustable version, which allows output voltages that range from 0.8 V to 5 V via an external divider. The ADP1711 allows for a reference bypass capacitor to be connected, which reduces output voltage noise and improves power supply rejection.

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP1710 with Fixed Output Voltage, 3.3 V




Figure 2. ADP1710 with Adjustable Output Voltage, 0.8 V to 5.0 V




Figure 3. ADP1711 with Fixed Output Voltage and Bypass Capacitor, 3.3 V

The ADP1710/ADP1711 are optimized for stable operation with small 1 μF ceramic output capacitors, allowing for good transient performance while occupying minimal board space. An enable pin controls the output voltage on both devices. There is also an under-voltage lockout circuit on both devices, which disables the regulator if IN drops below a minimum threshold.

An internal soft start gives a typical start-up time of $80~\mu s.$ Short-circuit protection and thermal overload protection circuits prevent damage to the devices in adverse conditions. Both the ADP1710 and the ADP1711 are available in tiny 5-lead TSOT packages, for the smallest footprint solution to all your power needs.

TABLE OF CONTENTS

Features	1
Applications	1
Typical Application Circuits	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
Thermal Resistance	4
ESD Caution	4
Pin Configurations and Function Descriptions	5
Typical Performance Characteristics	6
Theory of Operation	8
Adjustable Output Voltage (ADP1710 Adjustable)	8
Bypass Capacitor (ADP1711)	8

Enable Feature	
Undervoltage Lockout (UVLO)	
Application Information	
Capacitor Selection	10
Current Limit and Thermal Overload Protection	10
Thermal Considerations	11
Printed Circuit Board Layout Considerations	12
Outline Dimensions	13
Ordering Guide	14

REVISION HISTORY

10/06—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ or } 2.5 \text{ V}$ (whichever is greater), $I_{OUT} = 1 \text{ mA}$, $C_{IN} = C_{OUT} = 1 \mu\text{F}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V _{IN}	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.5		5.5	V
OPERATING SUPPLY CURRENT	I _{GND}	$I_{OUT} = 0 \mu A$		35		μΑ
		$I_{OUT} = 0 \mu A$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$			50	μΑ
		Ιουτ = 100 μΑ		40		μΑ
		$I_{OUT} = 100 \mu\text{A}, T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			80	μΑ
		I _{OUT} = 100 mA		665		μΑ
		$I_{OUT} = 100 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			860	μΑ
		Ι _{ΟυΤ} = 150 mA		1		mA
		$I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			1.3	mA
SHUTDOWN CURRENT	I _{GND-SD}	EN = GND		0.1		μΑ
		$EN = GND, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			1.0	μΑ
FIXED OUTPUT VOLTAGE ACCURACY	V _{OUT}	I _{OUT} = 1 mA	-1		+1	%
(ADP1710 AND ADP1711)		$100 \mu\text{A} < I_{\text{OUT}} < 150 \text{mA}, T_{\text{J}} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	-2		+2	%
ADJUSTABLE OUTPUT VOLTAGE	V _{OUT}	I _{OUT} = 1 mA	0.792	0.8	0.808	V
ACCURACY (ADP1710 ADJUSTABLE) ¹		$100 \mu\text{A} < I_{\text{OUT}} < 150 \text{mA}, T_{\text{J}} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	0.784		0.816	V
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 5.5 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-0.1		+0.1	%/V
LOAD REGULATION ²	ΔV _{ουτ} /ΔΙ _{ουτ}	I _{OUT} = 10 mA to 150 mA		0.002		%/mA
		$I_{OUT} = 10 \text{ mA to } 150 \text{ mA}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.004	%/mA
DROPOUT VOLTAGE ³	V _{DROPOUT}	$I_{OUT} = 100 \text{ mA}, V_{OUT} \ge 3.0 \text{ V}$		100		mV
		$I_{OUT} = 100 \text{ mA}, V_{OUT} \ge 3.0 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			175	mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} \ge 3.0 \text{ V}$		150		mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} \ge 3.0 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			250	mV
		$I_{OUT} = 100 \text{ mA}, 2.5 \text{ V} \le V_{OUT} < 3.0 \text{ V}$		120		mV
		$I_{OUT} = 100 \text{ mA}, 2.5 \text{ V} \le V_{OUT} < 3.0 \text{ V}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			200	mV
		$I_{OUT} = 150 \text{ mA}, 2.5 \text{ V} \le V_{OUT} < 3.0 \text{ V}$		180		mV
		$I_{OUT} = 150 \text{ mA}, 2.5 \text{ V} \le V_{OUT} < 3.0 \text{ V}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			300	mV
START-UP TIME ⁴	T _{START-UP}					
ADP1710				80		μs
ADP1711		With 10 nF bypass capacitor		100		μs
CURRENT LIMIT THRESHOLD ⁵	I _{LIMIT}		180	270	360	mA
THERMAL SHUTDOWN THRESHOLD	TS _{SD}	T _J rising		150		°C
THERMAL SHUTDOWN HYSTERESIS	TS _{SD-HYS}			15		°C
UVLO ACTIVE THRESHOLD	UVLO _{ACTIVE}	V _{IN} falling	1.95	-		V
UVLO INACTIVE THRESHOLD	UVLOINACTIVE	V _{IN} rising	1		2.45	V
UVLO HYSTERESIS	UVLOHYS	*** Tally	+	250	۷.۲۶	mV
EN INPUT LOGIC HIGH	VIH	2.5 V ≤ V _{IN} ≤ 5.5 V	1.8	230		V
EN INPUT LOGIC HIGH	VIII	$2.5 \text{ V} \le \text{VIN} \le 5.5 \text{ V}$ $2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.0		0.4	V
EN INPUT LOGIC LOW EN INPUT LEAKAGE CURRENT	-	$ 2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V} $ $ \text{EN} = \text{IN or GND} $		0.1	1	
	V _{I-LEAKAGE}	EIN — IIN OI GIND	1	0.1	1	μA
ADJ INPUT BIAS CURRENT (ADP1710 ADJUSTABLE)	ADJ _{I-BIAS}			30	100	nA
OUTPUT NOISE	OUT _{NOISE}					
ADP1710		10 Hz to 100 kHz, V _{OUT} = 3.3 V		330		μVrms
ADP1711		10 Hz to 100 kHz, $V_{OUT} = 0.75 \text{ V}$, with 10 nF bypass capacitor		40		μVrms
POWER SUPPLY REJECTION RATIO	PSRR					
ADP1710		1 kHz, V _{OUT} = 3.3 V		58		dB
ADP1711	1	1 kHz, $V_{OUT} = 0.75 \text{ V}$, with 10 nF bypass capacitor		69		dB

¹ Accuracy when OUT is connected directly to ADJ. When OUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances of resistors used.

² Based on an end-point calculation using 10 mA and 150 mA loads. See Figure 8 for typical load regulation performance for loads less than 10 mA.

³ Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.5 V.

⁴ Start-up time is defined as the time between the rising edge of EN to OUT being at 90% of its nominal value.

⁵ Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
IN to GND	-0.3 V to +6 V
OUT to GND	–0.3 V to IN
EN to GND	−0.3 V to +6 V
ADJ/BYP to GND	−0.3 V to +6 V
Storage Temperature Range	−65°C to +150°C
Operating Junction Temperature Range	−40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θја	Unit
5-Lead TSOT	170	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS








Figure 4. 5-Lead TSOT (UJ-Suffix)

Figure 5. 5-Lead TSOT (UJ-Suffix)

Figure 6. 5-Lead TSOT (UJ-Suffix)

Table 4. Pin Function Descriptions

ADP1710 Fixed	ADP1710 Adjustable	ADP1711		
Pin No.	Pin No.	Pin No.	Mnemonic	Description
1	1	1	IN	Regulator Input Supply. Bypass IN to GND with a 1 μF or greater capacitor.
2	2	2	GND	Ground.
3	3	3	EN	Enable Input. Drive EN high to turn on the regulator; drive it low to turn off the regulator. For automatic startup, connect EN to IN.
4			NC	No Connect.
	4		ADJ	Adjust. A resistor divider from OUT to ADJ sets the output voltage.
		4	BYP	Connect a 1 nF or greater capacitor (10 nF is recommended) between BYP and GND to reduce the internal reference noise for low noise applications.
5	5	5	OUT	Regulated Output Voltage. Bypass OUT to GND with a 1 μF or greater capacitor.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\rm IN}$ = 3.8 V, $I_{\rm OUT}$ = 1 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 1 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 7. Output Voltage vs. Junction Temperature




Figure 8. Output Voltage vs. Load Current




Figure 9. Output Voltage vs. Input Voltage




Figure 10. Ground Current vs. Junction Temperature




Figure 11. Ground Current vs. Load Current




Figure 12. Ground Current vs. Input Voltage




Figure 13. Dropout Voltage vs. Load Current




Figure 14. Output Voltage vs. Input Voltage (in Dropout)




Figure 15. Ground Current vs. Input Voltage (In Dropout)




Figure 16. ADP1711 Power Supply Rejection Ratio vs. Frequency (10 nF Bypass Capacitor)




Figure 17. ADP1710 Power Supply Rejection Ratio vs. Frequency

THEORY OF OPERATION

The ADP1710/ADP1711 are low dropout, CMOS linear regulators that use an advanced, proprietary architecture to provide high power supply rejection ratio (PSRR) and excellent line and load transient response with just a small 1 μF ceramic output capacitor. Both devices operate from a 2.5 V to 5.5 V input rail and provide up to 150 mA of output current. Incorporating a novel scaling architecture, ground current is very low when driving light loads. Ground current in shutdown mode is typically 100 nA.




Figure 18. Internal Block Diagram

Internally, the ADP1710/ADP1711 each consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The ADP1710 is available in two versions, one with fixed output voltage options and one with an adjustable output voltage. The fixed output voltage option is set internally to one of sixteen values between 0.75 V and 3.3 V, using an internal feedback network. The adjustable output voltage can be set to between 0.8 V and 5.0 V by an external voltage divider connected from OUT to ADJ. The ADP1711 is available with fixed output voltage options and features a bypass pin, which allows an external capacitor to be connected, which reduces internal reference noise. All devices are controlled by an enable pin (EN).

ADJUSTABLE OUTPUT VOLTAGE (ADP1710 ADJUSTABLE)

The ADP1710 adjustable version can have its output voltage set over a 0.8 V to 5.0 V range. The output voltage is set by connecting a resistive voltage divider from OUT to ADJ. The output voltage is calculated using the equation

$$V_{OUT} = 0.8 \text{ V} (1 + R1/R2)$$
 (1)

where:

R1 is the resistor from OUT to ADJ. *R2* is the resistor from ADJ to GND.

The maximum bias current into ADJ is 100 nA, so for less than 0.5% error due to the bias current, use values less than 60 k Ω for R2.

BYPASS CAPACITOR (ADP1711)

The ADP1711 allows for an external bypass capacitor to be connected to the internal reference, which reduces output voltage noise and improves power supply rejection. A low leakage capacitor of 1 nF or greater (10 nF is recommended) must be connected between the BYP and GND pins.

ENABLE FEATURE

The ADP1710/ADP1711 use the EN pin to enable and disable the OUT pin under normal operating conditions. As shown in Figure 19, when a rising voltage on EN crosses the active threshold, OUT turns on. When a falling voltage on EN crosses the inactive threshold, OUT turns off.




Figure 19. ADP1710 Adjustable Typical EN Pin Operation

As can be seen, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds are derived from the IN voltage. Therefore, these thresholds vary with changing input voltage. Figure 20 shows typical EN active/inactive thresholds when the input voltage varies from 2.5 V to 5.5 V.




Figure 20. Typical EN Pin Thresholds vs. Input Voltage

UNDERVOLTAGE LOCKOUT (UVLO)

The ADP1710/ADP1711 have an undervoltage lockout circuit, which monitors the voltage on the IN pin. When the voltage on IN drops below 1.95 V (minimum), the circuit activates, disabling the OUT pin.

APPLICATION INFORMATION CAPACITOR SELECTION

Output Capacitor

The ADP1710/ADP1711 are designed for operation with small, space-saving ceramic capacitors, but they will function with most commonly used capacitors as long as care is taken about the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 1 μF capacitance with an ESR of 500 m Ω or less is recommended to ensure stability of the ADP1710/ADP1711. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP1710/ADP1711 to large changes in load current. Figure 21 and Figure 22 show the transient responses for output capacitance values of 1 μF and 22 μF , respectively.




Figure 21. Output Transient Response, $C_{OUT} = 1 \mu F$




Figure 22. Output Transient Response, $C_{OUT} = 22 \mu F$

Input Bypass Capacitor

Connecting a 1 μ F capacitor from IN to GND reduces the circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedance are encountered. If greater than 1 μ F of output capacitance is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP1710/ADP1711, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP1710/ADP1711 are protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP1710/ADP1711 are designed to current limit when the output load reaches 270 mA (typical). When the output load exceeds 270 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation) when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C, the output is turned on again and output current is restored to its nominal value.

Consider the case where a hard short from OUT to ground occurs. At first the ADP1710/ADP1711 current limits, so that only 270 mA is conducted into the short. If self heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 270 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 270 mA and 0 mA, which continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so junction temperatures do not exceed 125°C.

THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP1710/ADP1711 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds used and the amount of copper to which the GND pins of the package are soldered on the PCB. Table 5 shows typical θ_{JA} values of the 5-lead TSOT package for various PCB copper sizes.

Table 5.

Copper Size (mm²)	θ _{JA} (°C/W)
01	170
50	152
100	146
300	134
500	131

¹ Device soldered to minimum size pin traces.

The junction temperature of the ADP1710/ADP1711 can be calculated from the following equation:

$$T_I = T_A + (P_D \times \theta_{IA}) \tag{2}$$

where:

 T_A is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

 I_{LOAD} is the load current.

 I_{GND} is the ground current.

 V_{IN} and V_{OUT} are the input voltage and output voltage, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_I = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{IA} \}$$

$$\tag{4}$$

As shown in Equation 4, for a given ambient temperature, input to output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure the junction temperature does not rise above 125°C. The following figures show junction temperature calculations for different ambient temperatures, load currents, $V_{\rm IN}$ to $V_{\rm OUT}$ differentials, and areas of PCB copper.




Figure 23. 500 mm² of PCB Copper, $T_A = 25^{\circ}$ C




Figure 24. 100 mm² of PCB Copper, $T_A = 25$ °C




Figure 25. 0 mm² of PCB Copper, $T_A = 25$ °C




Figure 26. 500 mm² of PCB Copper, $T_A = 50$ °C




Figure 27. 100 mm² of PCB Copper, $T_A = 50$ °C




Figure 28. 0 mm² of PCB Copper, $T_A = 50$ °C

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP1710/ADP1711. However, as can be seen from Table 5, a point of diminishing returns eventually is reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the IN and GND pins. Place the output capacitor as close as possible to the OUT and GND pins. For ADP1711, place the internal reference bypass capacitor as close as possible to the BYP pin. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.





Figure 29. Example PCB Layout

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

Figure 30. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions show in millimeters

ORDERING GUIDE

	Temperature	Output	Package	Package	. "
Model	Range	Voltage (V)	Description	Option	Branding
ADP1710AUJZ-0.75R7 ¹	-40°C to +125°C	0.75	5-Lead TSOT	UJ-5	L4S
ADP1710AUJZ-0.8-R7 ¹	-40°C to +125°C	0.80	5-Lead TSOT	UJ-5	L0D
ADP1710AUJZ-0.85R7 ¹	−40°C to +125°C	0.85	5-Lead TSOT	UJ-5	L40
ADP1710AUJZ-0.9-R7 ¹	−40°C to +125°C	0.90	5-Lead TSOT	UJ-5	L41
ADP1710AUJZ-0.95R7 ¹	−40°C to +125°C	0.95	5-Lead TSOT	UJ-5	L42
ADP1710AUJZ-1.0-R7 ¹	−40°C to +125°C	1.00	5-Lead TSOT	UJ-5	LOE
ADP1710AUJZ-1.05R7 ¹	−40°C to +125°C	1.05	5-Lead TSOT	UJ-5	L43
ADP1710AUJZ-1.10R7 ¹	-40°C to +125°C	1.10	5-Lead TSOT	UJ-5	L47
ADP1710AUJZ-1.15R7 ¹	-40°C to +125°C	1.15	5-Lead TSOT	UJ-5	L44
ADP1710AUJZ-1.2-R7 ¹	-40°C to +125°C	1.20	5-Lead TSOT	UJ-5	L45
ADP1710AUJZ-1.3-R7 ¹	-40°C to +125°C	1.30	5-Lead TSOT	UJ-5	L46
ADP1710AUJZ-1.5-R7 ¹	-40°C to +125°C	1.50	5-Lead TSOT	UJ-5	LOF
ADP1710AUJZ-1.8-R7 ¹	−40°C to +125°C	1.80	5-Lead TSOT	UJ-5	LOG
ADP1710AUJZ-2.5-R7 ¹	−40°C to +125°C	2.50	5-Lead TSOT	UJ-5	LOH
ADP1710AUJZ-3.0-R7 ¹	−40°C to +125°C	3.00	5-Lead TSOT	UJ-5	LOJ
ADP1710AUJZ-3.3-R7 ¹	−40°C to +125°C	3.30	5-Lead TSOT	UJ-5	LOK
ADP1710AUJZ-R7 ¹	-40°C to +125°C	0.8 to 5.0	5-Lead TSOT	UJ-5	LOL
ADP1711AUJZ-0.75R71	−40°C to +125°C	0.75	5-Lead TSOT	UJ-5	L4T
ADP1711AUJZ-0.8-R7 ¹	-40°C to +125°C	0.80	5-Lead TSOT	UJ-5	LOM
ADP1711AUJZ-0.85R7 ¹	−40°C to +125°C	0.85	5-Lead TSOT	UJ-5	L48
ADP1711AUJZ-0.9-R7 ¹	−40°C to +125°C	0.90	5-Lead TSOT	UJ-5	L49
ADP1711AUJZ-0.95R7 ¹	−40°C to +125°C	0.95	5-Lead TSOT	UJ-5	L4A
ADP1711AUJZ-1.0-R7 ¹	−40°C to +125°C	1.00	5-Lead TSOT	UJ-5	LON
ADP1711AUJZ-1.05R7 ¹	−40°C to +125°C	1.05	5-Lead TSOT	UJ-5	L4C
ADP1711AUJZ-1.10R7 ¹	−40°C to +125°C	1.10	5-Lead TSOT	UJ-5	L4G
ADP1711AUJZ-1.15R7 ¹	−40°C to +125°C	1.15	5-Lead TSOT	UJ-5	L4D
ADP1711AUJZ-1.2-R7 ¹	−40°C to +125°C	1.20	5-Lead TSOT	UJ-5	L4E
ADP1711AUJZ-1.3-R7 ¹	-40°C to +125°C	1.30	5-Lead TSOT	UJ-5	L4F
ADP1711AUJZ-1.5-R7 ¹	-40°C to +125°C	1.50	5-Lead TSOT	UJ-5	LOP
ADP1711AUJZ-1.8-R7 ¹	-40°C to +125°C	1.80	5-Lead TSOT	UJ-5	LOQ
ADP1711AUJZ-2.5-R7 ¹	−40°C to +125°C	2.50	5-Lead TSOT	UJ-5	LOR
ADP1711AUJZ-3.0-R7 ¹	-40°C to +125°C	3.00	5-Lead TSOT	UJ-5	LOS
ADP1711AUJZ-3.3-R7 ¹	-40°C to +125°C	3.30	5-Lead TSOT	UJ-5	LOU

¹ Z = Pb-free part.

NOTES

٨	n	D 1	 7 1	l N	//	n	D1	71	1
п	v			U	, ,	v			

NOTES

