

## Standard R/W Identification IC with Anticollision

## **Description**

The e5551 is a contactless R/W-**ID**entification **IC** (IDIC<sup>®</sup>)\* for general-purpose applications in the 125 kHz range. A single coil, connected to the chip, serves as the IC's power supply and bidirectional communication interface. Coil and chip together form a transponder.

The on-chip 264-bit EEPROM (8 blocks 33 bits each) can be read and written blockwise from a base station. The blocks can be protected against overwriting. One block is

reserved for setting the operation modes of the IC. Another block can contain a password to prevent unauthorized writing.

Reading occurs by damping the coil by an internal load. There are different bitrates and encoding schemes possible. Writing occurs by interrupting the RF field in a special way.

### **Features**

- Low-power, low-voltage operation
- Contactless power supply
- Contactless read/write data transmission
- Radio Frequency (RF): 100 kHz to 150 kHz
- 264 bit EEPROM memory in 8 blocks of 33 bits
- 224 bits in 7 blocks of 32 bits are free for user data
- Block write protection
- Extensive protection against contactless malprogramming of the EEPROM

- Anticollision using Answer-On-Request (AOR)
- Typical < 50 ms to write and verify a block
- Other options set by EEPROM:

Bitrate [bit/s]: RF/8, RF/16, RF/32, RF/40

RF/50, RF/64, RF/100, RF/128

Modulation: BIN, FSK, PSK, Manchester,

Biphase

Other: Terminator mode,

Password mode




Figure 1. RFID system using e5551 tag

#### **Ordering Information**


Extended Type Number	Package	Remarks
e5551A-DOW	DOW	Configuration after production test is an erased memory ('0')
e5551A-DIT	Dice in tray	
e5551A-FP008	SO8	

<sup>\*</sup> IDIC® stands for IDentification Integrated Circuit and is a trademark of TEMIC Semiconductors



#### **Pads**

Name	Pad Window	Function		
Coil1	$136 \times 136  \mu m^2$	1st coil pad		
Coil2	$136 \times 136  \mu m^2$	2nd coil pad		
$V_{dd}$	$78 \times 78 \mu\text{m}^2$	Positive supply voltage		
V <sub>ss</sub>	$78 \times 78 \mu\text{m}^2$	Negative supply voltage		
	·	(gnd)		
Test1	$78 \times 78 \mu\text{m}^2$	Test pad		
Test2	$78 \times 78 \mu\text{m}^2$	Test pad		
Test3	$78 \times 78 \mu\text{m}^2$	Test pad		



**Note:** Pins 2 to 7 have to be open. They are not specified for applications

Figure 2. Pinning SO8

## e5551 Building Blocks

## **Analog Front End (AFE)**

The AFE includes all circuits which are directly connected to the coil. It generates the IC's power supply and handles the bidirectional data communication with the reader unit. It consists of the following blocks:

- Rectifier to generate a dc supply voltage from the ac coil voltage
- Clock extractor
- Switchable load between Coil1/ Coil2 for data transmission from the IC to the reader unit (read)
- Field gap detector for data transmission from the reader unit into the IC (write)

#### Controller

The main controller has following functions:

- Load mode register with configuration data from EEPROM block 0 after power-on and also during reading
- Control memory access (read, write)
- Handle write data transmission and the write error modes
- The first two bits of the write data stream are the OP-code. There are two valid OP-codes (standard and stop) which are decoded by the controller.
- In password mode, the 32 bits received after the OPcode are compared with the stored password in block 7.

#### **Bitrate Generator**

The bitrate generator can deliver the following bitrates: RF/8 - RF/16 - RF/32 - RF/40 - RF/50 - RF/64 - RF/100 - RF/128

#### Write Decoder

Decode the detected gaps during writing. Check if write data stream is valid.

## **Test Logic**

Test circuitry allows rapid programming and verification of the IC during test.

## **HV** Generator

Voltage pump which generates  $\approx 18 \text{ V}$  for programming of the EEPROM.

#### **Pad Layout**




Figure 3. Pad layout




Figure 4. Block diagram e5551

## **Power-On Reset (POR)**

The power-on reset is a delay reset which is triggered when supply voltage is applied.

## **Mode Register**

The mode register stores the mode data from EEPROM block 0. It is continually refreshed at the start of every block. This increases the reliability of the device (if the originally loaded mode information is false, it will be corrected by subsequent refresh cycles).

#### **Modulator**

The modulator consists of several data encoders in two stages, which may be freely combined to obtain the desired modulation. The basic types of modulation are:

- PSK: phase shift: 1) every change; 2) every '1';
  3) every rising edge (carrier: fc/2, fc/4 or fc/8)
- FSK: 1) f1 = rf/8 f2 = rf/5; 2) f1 = rf/8, f2 = rf/10

- Manchester: rising edge = H; falling edge = L
- Biphase: every bit creates a change, a data 'H' creates an additional mid-bit change

**Note:** The following modulation type combinations will not work:

- Stage1 Manchester or Biphase, stage2 PSK2, at any PSK carrier frequency (because the first stage output frequency is higher than the second stage strobe frequency)
- Stage1 Manchester or Biphase and stage2 PSK with bitrate = rf/8 and PSK carrier frequency = rf/8 (for the same reason as above)
- Any stage1 option with any PSK for bitrates rf/50 or rf/100 if the PSK carrier frequency is not an integer multiple of the bitrate (e.g., br = rf/50, PSKcf = rf/4, because 50/4 = 12.5). This is because the PSK carrier frequency must maintain constant phase with respect to the bit clock.

Rev. A2, 19-Apr-00 3 (21)



### Memory

The memory of the e5551 is a 264 bit EEPROM, which is arranged in 8 blocks of 33 bits each. All 33 bits of a block, including the lock bit, are programmed simultaneously. The programming voltage is generated on-chip.

Block 0 contains the mode data, which are not normally transmitted (see figure 6).

Block 1 to 6 are freely programmable. Block 7 may be used as a password. If password protection is not required, it may be used for user data.

Bit 0 of every block is the lock bit for that block. Once locked, the block (including the lockbit itself) cannot be field-reprogrammed.

Data from the memory is transmitted serially, starting with block 1, bit 1, up to block 'MAXBLK', bit 32. 'MAXBLK' is a mode parameter set by the user to a value

between 0 and 7 (if maxblk=0, only block 0 will be transmitted).




Figure 5. Memory map




Figure 6. Modulator block diagram






Figure 7. Memory map of block 0

Rev. A2, 19-Apr-00 5 (21)



## Operating the e5551

#### General

The basic functions of the e5551 are: **supply** IC from the coil, **read** data from the EEPROM to the reader, **write** data into the IC and **program** these data into the EEPROM. Several **errors** can be detected to protect the memory from being written with the wrong data (see figure 21).

## **Supply**

The e5551 is supplied via a tuned LC circuit which is connected to the Coil 1 and Coil 2 pads. The incoming RF (actually a magnetic field) induces a current into the coil. The on-chip rectifier generates the dc supply voltage (V<sub>DD</sub>, V<sub>SS</sub> pads). Overvoltage protection prevents the IC from damage due to high-field strengths. Depending on the coil, the open-circuit voltage across the LC circuit can reach more than 100 V. The first occurrence of RF triggers a power-on reset pulse, ensuring a defined start-up state.

#### Read

Reading is the default mode after power-on reset. It is done by switching a load between the coil pads on and off. This changes the current through the IC coil, which can be detected from the reader unit.

## Start-Up

The many different modes of the e5551 are activated after the first readout of block 0. The modulation is off while block 0 is read. After this set-up time of 256 field clock periods, modulation with the selected mode starts.

Any field gap during this initialization will restart the complete sequence.

#### **Read Datastream**

The first block transmitted is block 1. When the last block is reached, reading restarts with block 1. Block 0, which contains mode data, is normally never transmitted. However, the mode register is continuously refreshed with the contents of EEPROM block 0.




Figure 8. Application circuit





Figure 9. Voltage at Coil1/Coil2 after power-on





Terminator not suitable for Biphase modulation

Figure 10. Terminators




Figure 11. Read data streams and terminators




Figure 12. MAXBLK examples

Rev. A2, 19-Apr-00 7 (21)



#### **Maxblock Feature**

If it is not necessary to read all user data blocks; the MAXBLK field in block 0 can be used to limit the number of blocks read. For example, if MAXBLK = 5, the e5551 repeatedly reads and transmits only blocks 1 to 5 (see figure 11). If MAXBLK is set to '0', block 0 – which is normally not transmitted – can be read.

#### **Terminators**

The terminators are (optionally selectable) special damping patterns, which may be used to synchronize the reader. There are two types available; a block terminator which precedes every block, and a sequence terminator which always follows the last block.

The sequence terminator consists of two consecutive block terminators. The terminators may be individually enabled with the mode bits ST (sequence terminator enable) or BT (block terminator enable).

**Note:** It is not possible to include a sequence terminator in a transmission where MAXBLK = 0.

### **Direct Access**

The direct access command allows the reading of an individual block by sending the OP-code ('10'), the lock-bit and the 3-bit address.

Note: PWD has to be 0.

#### **Modulation and Bitrate**

There are two modulator stages in the e5551 (see figure 4) whose mode can be selected using the appropriate bits in block 0 (MS1[1:0] and MS[2:0]). Also the bitrate can be selected using BR[2:0] in block 0. These options are described in detail in figures 21 through 26.

#### **Anticollision Mode**

When the AOR bit is set, the IC does **not** start modulation after loading configuration block 0. It waits for a valid AOR data stream (wake-up command) from the reader before modulation is enabled.

The wake-up command consists of the OP-code ('10') following by a valid password. The IC will remain active until the RF field is turned off or a stop OP-code is received.

Table 7. e5551 - modes of operation

PWD	AOR	STOP	Behavior of Tag after Reset / POR	STOP Function
1	1	0	<ul> <li>Anticollision mode:</li> <li>Modulation starts after wake-up with a matching PWD</li> <li>Programming needs valid PWD</li> <li>AOR allows programing with read protection (no read after write)</li> </ul>	STOP OP-code ('11') defeats modulation until RF field is turned off
1	0	0	<ul><li>Password mode:</li><li>Modulation starts after reset</li><li>Programming needs valid PWD</li></ul>	
0	1	0	<ul> <li>Modulation starts after wake-up command</li> <li>Programming with modulation defeat without previous wake-up possible</li> <li>AOR allows programing with read protection (no read after write)</li> </ul>	
0	0	0	<ul> <li>Modulation starts after reset</li> <li>Direct access command</li> <li>Programming without password</li> </ul>	
X	0	1	See corresponding modes above	STOP OP-code ignored, modulation continues until RF field is turned off




Figure 13. Answer-on-request (AOR) mode




Figure 14. Anticollision procedure

Rev. A2, 19-Apr-00 9 (21)






Figure 16. Write data decoding schemes




Figure 17. e5551 – OP-code formats

#### Write

Writing data into the IC occurs via the TEMIC write method. It is based on interrupting the RF field with short gaps. The time between two gaps encodes the '0/1' information to be transmitted.

### **Start Gap**

The first gap is the start gap which triggers write mode. In write mode, the damping is permanently enabled which eases gap detection. The start gap may need to be longer than subsequent gaps in order to be detected reliably.

A start gap will be detected at any time after block 0 has been read (field-on plus approximately  $2\ ms$ ).






Figure 18. Start of writing

#### **Decoder**

The duration of the gaps is usually 50 to 150 µs. The time between two gaps is nominally 24 field clocks for a '0' and 56 field clocks for a '1'. When there is no gap for more than 64 field clocks after previous gap, the IDIC exits write mode; it starts with programming if the correct number of valid bits were received.

If there is a gap fail – i.e., one or more of the intervals did represent not a valid '0' or '1' – the IC does not program, but enters read mode beginning with block 1, bit 1.

### Writing Data into the e5551

The e5551 expects a two bit OP-code first. There are two valid OP-codes ('10' and '11'). If the OP-code is invalid, the e5551 starts read mode beginning with block 1 after the last gap. The OP-code ('10') is followed by different information (see figure 16):

- Standard writing needs the OP-code, the lock bit, the 32 data bits and the 3-bit block address.
- Writing with usePWD set requires a valid password between OP-code and address/data bits.
- In AOR mode with usePWD, OP-code and a valid password are necessary to enable modulation.
- The STOP OP-code is used to silence the e5551 (disable damping until power is cycled).

**Note**: The data bits are read in the same order as written.

#### STOP OP-Code

The STOP OP-code ('11') is used to stop modulation until a power-on reset occurs. This feature can be used to have

a steady RF field where single transponders are collected one by one. Each IC is read and than disabled, so that it does not interfere with the next IC.

**Note:** The STOP OP-code should contain only the two OP-code bits to disable the IC. Any additional data sent will not be ignored, and the IC will not stop modulation.




Figure 19. OP-code transmission

#### **Password**

When password mode is on (usePWD = 1), the first 32 bits after the OP-Code are regarded as the password. They are compared bit-by-bit with the contents of block 7, starting at bit 1. If the comparison fails, the IC will not program the memory, but restart in read mode at block 1 once writing has completed.

#### **Notes:**

- If PWD is not set, but the IC receives a write datastream containing any 32 bits in place of a password, the IC will enter programming mode.
- In password mode, MAXBLK should be set to a value below 7 to prevent the password from being transmitted by the e5551.
- Every transmission of 2 OP-code bits, 32 password bits, one lock bit, 32 data bits and 3 address bits (= 70 bits) needs about 35 ms. Testing all 2<sup>32</sup> possible combinations (about 4.3 billion) takes about 40,000 h, or over four years. This is a sufficient password protection for a general-purpose IDIC.






Figure 20. Programming




Figure 21. Coil voltage after programming of block 0

### **Programming**

When all necessary information has been written to the e5551, programming may proceed. There is a 32-clock delay between the end of writing and the start of programming. During this time, Vpp – the EEPROM programming voltage – is measured and the lock bit for the block to be programmed is examined. Further, Vpp is continually monitored throughout the programming cycle. If at any time Vpp is too low, the chip enters read mode immediately.

The programming time is 16 ms.

After programming is done, the e5551 enters read mode, starting with the block just programmed. If either block or sequence terminators are enabled, the block is preceded by a block terminator. If the mode register (block 0) has been reprogrammed, the new mode will be activated after the just-programmed block has been transmitted using the **previous** mode.

#### **Error Handling**

Several error conditions can be detected to ensure that only valid bits are programmed into the EEPROM. There are two error types which lead to different actions.

#### **Errors During Writing**

There are four detectable errors which could occur during writing data into the e5551:

- Wrong number of field clocks between two gaps
- The OP-code is neither the standard OP-code ('10') nor the stop OP-code ('11')
- Password mode is active but the password does not match the contents of block 7
- The number of bits received is incorrect; valid bit counts are
  - Standard write 38 bits (PWD not set)
  - Password write 70 bits (PWD set)
  - AOR wake-up 34 bits
  - Stop command 2 bits

If any of these four conditions are detected, the IC starts read mode immediately after leaving write mode. Reading starts with block 1.



## **Errors During Programming**

If writing was successful, the following errors could prevent programming:

• The lock bit of the addressed block is set

• V<sub>PP</sub> is too low

In these cases, programming stops immediately. The IC reverts to read mode, starting with the currently addressed block.




Figure 22. Functional diagram of the e5551






Figure 23. Example of Manchester coding with data rate RF/16

Figure 24. Example of Biphase coding with data rate RF/16




Figure 25. Example of FSK coding with data rate RF/40, subcarrier  $f_0=RF/8,\,f_1=RF/5$ 

Figure 26. Example of PSK1 coding with data rate  $RF/16\,$ 






Figure 27. Example of PSK2 coding with data rate RF/16

Figure 28. Example of PSK3 coding with data rate RF/16




Figure 29. Measurement setup for I<sub>DD</sub>

Figure 30. Simplified damping circuit

# **Application Example**




Figure 31. Typical application circuit



## **Absolute Maximum Ratings**

Parameters	Symbol	Value	Unit
Maximum DC current into Coil 1/ Coil 2	$I_{coil}$	10	mA
Maximum AC current into Coil 1/ Coil 2, f = 125 kHz	i <sub>coil pp</sub>	20	mA
Power dissipation (dice) 1)	P <sub>tot</sub>	100	mW
Electro-static discharge maximum to MIL-Standard 883 C method 3015	V <sub>max</sub>	2000	V
Operating ambient temperature range	T <sub>amb</sub>	-40 to +85	°C
Storage temperature range <sup>2)</sup>	T <sub>stg</sub>	-40 to +125	°C
Maximum assembly temperature for less than 5 min <sup>3)</sup>	$T_{\rm sld}$	+150	°C

**Notes:** 1) Free-air condition, time of application: 1 s

2) Data retention reduced

3) Assembly temperature of 150°C for less than 5 minutes does not affect the data retention.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.


## **Operating Characteristics**

 $T_{amb} = 25$ °C;  $f_{RF} = 125$  kHz, reference terminal is  $V_{SS}$ 

Parameters	Comments	Symbol	Min.	Тур.	Max.	Unit
RF frequency range		$f_{RF}$	100	125	150	kHz
Supply current	Read and write over the full					
(see figure 27)	temperature range	$I_{DD}$		5	7.5	μΑ
	Programming over the full temperature range	$I_{DD}$		100	200	μΑ
Clamp voltage	10 mA current into Coil1/2	V <sub>cl</sub>	9.5		11.5	V
Programming voltage	From on-chip HV-	V <sub>pp</sub>	16		20	V
	Generator					
Programming time		t <sub>P</sub>		18		ms
Startup time		t <sub>startup</sub>			4	ms
Data retention	1)	t <sub>retention</sub>	10			Years
Programming cycles	1)	n <sub>cycle</sub>	100 000			
Supply voltage	Read and write	$V_{\mathrm{DD}}$			1.6	V
Supply voltage	Read-mode, $T = -30^{\circ}C$	$V_{DD}$			2.0	V
Coil voltage	Read and write	V <sub>coil pp</sub>			6.0	V
Coil voltage	Programming, RF field not damped	V <sub>coil pp</sub>			10	V
Damping resistor		$R_{\mathrm{D}}$		300		Ω

**Note** 1) Since EEPROM performance may be influenced by assembly and packaging, we can confirm the parameters for dow (= die-on-wafer) and ICs assembled in standard package.


# Chip Dimensions $(\mu m)$





# **Package Information**

Package SO8
Dimensions in mm





## **Ozone Depleting Substances Policy Statement**

It is the policy of **TEMIC Semiconductor GmbH** to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC Semiconductor GmbH** has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC Semiconductor GmbH** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

Data sheets can also be retrieved from the Internet: http://www.temic-semi.com

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423

Rev. A2, 19-Apr-00 21 (21)