

MOS INTEGRATED CIRCUIT MC-242442

MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND MOBILE SPECIFIED RAM 32M-BIT FLASH MEMORY AND 16M-BIT CMOS MOBILE SPECIFIED RAM

Description

The MC-242442 is a stacked type MCP (Multi-Chip Package) of 33,554,432 bits (BYTE mode: 4,194,304 words by 8 bits, WORD mode: 2,097,152 words by 16 bits) flash memory and 16,777,216 bits (1,048,576 words by 16 bits) Mobile Specified RAM.

★ The MC-242442 is packaged in a 77-pin TAPE FBGA and 71-pin TAPE FBGA.

Features

General Features

Fast access time: tacc = 90 ns (MAX.), 85 ns (MAX.) (Vccf ≥ 2.7 V) (Flash Memory)
 taa = 80, 90, 100 ns (MAX.) (Mobile Specified RAM)

• Supply voltage: Vccf / Vccm = 2.6 to 3.0 V

• Wide operating temperature : $T_A = -20 \text{ to } +70 \text{ }^{\circ}\text{C}$

Flash Memory Features

- Two bank organization enabling simultaneous execution of program / erase and read
- Bank organization: 2 banks (4M bits + 28M bits)
- · Memory organization :

 $4,194,304 \text{ words} \times 8 \text{ bits (BYTE mode)}$ $2,097,152 \text{ words} \times 16 \text{ bits (WORD mode)}$

Sector organization :

71 sectors (8K bytes / 4K words × 8 sectors, 64K bytes / 32K words × 63 sectors)

- Boot sector allocated to the highest address (sector)
- 3-state output
- Automatic program
 - Program suspend / resume
- Unlock bypass program
- Automatic erase
 - Chip erase
 - Sector erase (sectors can be combined freely)
 - Erase suspend / resume
- Program / Erase completion detection
 - Detection through data polling and toggle bits
 - Detection through RY (/BY) pin
- · Sector group protection
 - · Any sector can be protected
 - Any protected sector can be temporary
 - unprotected
 The information in this document is subject to char

- Sectors can be used for boot application
- Hardware reset and standby using /RESET pin
- Automatic sleep mode
- Boot block sector protect by /WP (ACC) pin
- Conforms to common flash memory interface (CFI)
- Extra One Time Protect Sector provided

Mobile Specified RAM Features

• Memory organization: 1,048,576 words by 16 bits

• Supply current : At operating : 35 mA (MAX.)

At Standby Mode 1 : 100 μ A (MAX.) At Standby Mode 2 : 10 μ A (MAX.)

- Chip Enable inputs : /CEm
- Byte data control : /LB, /UB
- Standby Mode input : MODE
- Standby Mode 1:

Normal standby (Memory cell data hold valid)

• Standby Mode 2:

Memory cell data hold invalid

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information

	Part number	Flash Memory	Flash Memory	Mobile Specified RAM	Package
		Boot sector	Access time	Access time	
			ns (MAX.)	ns (MAX.)	
	MC-242442F9-B90-BT3	Top address (sector)	90	80	77-pin TAPE FBGA
	MC-242442F9-B95-BT3 ^{Note}	(T type)	85 (Vccf ≥ 2.7 V)	90	(12×7)
	MC-242442F9-B10-BT3			100	
*	MC-242442F9-B90-BS1 ^{Note}			80	71-pin TAPE FBGA
*	MC-242442F9-B95-BS1 ^{Note}			90	(11 × 7)
*	MC-242442F9-B10-BS1 ^{Note}			100	

Note Under development

* Pin Configurations

/xxx indicates active low signal.

77-pin TAPE FBGA (12×7)

	Α	В	С	D	Е	F	G	Н	J	K	L	М	N	Р
8	NC	NC	NC		A15	IC	IC	A16	CIOf	Vss		NC	NC	NC
7		NC	NC	A11	A12	A13	A14	NC	I/O15, A-1	I/O7	I/O14	NC	NC	
6				A8	A19	A9	A10	1/06	I/O13	I/O12	I/O5			
5				/WE	MODE	A20			I/O4	Vccm	NC			
4				/WP(ACC	RESET	RY(/BY)			I/O3	Vccf	I/O11			
3				/LB	/UB	A18	A17	I/O1	I/O9	I/O10	I/O2			
2		NC	NC	A7	A6	A5	A4	Vss	/OE	I/O0	I/O8	NC	NC	
1	NC	NC	NC		А3	A2	A1	A0	/CEf	/CEm	NC	NC	NC	NC

71-pin TAPE FBGA (11 × 7)

						Тор	View					
	Α	В	С	D	Е	F	G	Н	J	K	L	М
8	NC	NC		A15	NC	IC	A16	CIOf	Vss		NC	NC
7	NC	NC	A11	A12	A13	A14	NC	I/O15, A-1	I/O7	I/O14	NC	NC
6			A8	A19	A9	A10	I/O6	I/O13	I/O12	I/O5		
5			/WE	MODE	A20			1/04	Vccm	NC		
4			/WP(ACC	C)/RESET	RY(/BY)			I/O3	Vccf	I/O11		
3			/LB	/UB	A18	A17	I/O1	1/09	I/O10	I/O2		
2	NC		A7	A6	A5	A4	Vss	/OE	I/O0	I/O8	NC	NC
1	NC	NC		А3	A2	A1	A0	/CEf	/CEm		NC	NC

Common Pins

/OE

Flash Memory Pins

A0 - A19 : Address inputs A20 : Address inputs

: Output Enable LSB address input (BYTE mode)

/WE : Write Enable /CEf : Chip Enable

 Vss
 : Ground
 RY (/BY)
 : Ready (Busy) output

 NC Note 1 IC Note 2
 : No Connection
 /RESET
 : Hardware reset input

 Vcof
 : Supply Voltage

/WP(ACC) : Hardware Write Protect (Acceleration)

CIOf : Selects 8-bit or 16-bit mode

Mobile Specified RAM Pins

/CEm : Chip Enable

MODE : Standby mode select
Vccm : Supply Voltage
/LB, /UB : Byte data select


Note 1. Some signals can be applied because this pin is not internally connected.

2. Leave this pin connected to Vss or unconnected (Recommended to connected to Vss).

Remark Refer to **Package Drawings** for the index mark.



Block Diagram





Bus Operations Table

Ор	eration		Flash	Memo	ory	Mol	oile Spec	ified R	AM			Common	
		/RESET	/CEf	CIOf	/WP(ACC)	/CEm	MODE	/LB	/UB	/OE	/WE	1/00 - 1/07	I/O8-I/O15
Full standby	Standby Mode 1	Н	Н	×	×	Н	Н	×	×	×	×	Hi-Z	Hi-Z
	Standby Mode 2					Н	L						
Output disabl	е	Н	L	×	×	L	Н	×	×	Η	Н	Hi-Z	Hi-Z
Read (Flash	BYTE mode	Н	L	L	×		Note	2		L	Н	Data Out	Hi-Z
Memory Note 1) WORD mode			Н								Data Out	Data Out
Write (Flash	BYTE mode	Н	L	L	×		Note	2		Н	L	Data In	Hi-Z
Memory)	WORD mode			Н								Data In	Data In
Temporary se	ector group	Vid	×	×	×		Note	2		×	×	Hi-Z or	Hi-Z or
unprotect												Data In/Out	Data In/Out
Boot block se	ector protect	×	×	×	L	×	×	×	×	×	×	Hi-Z or Data In/Out	Hi-Z or Data In/Out
Flash Memor	y hardware reset	L	×	×	×	×	×	×	×	×	×	Hi-Z	Hi-Z
Read			N	ote 3		L	Н	L	L	L	Н	Data Out	Data Out
(Mobile Spec	ified RAM)								Н				Hi-Z
								Н	L			Hi-Z	Data Out
Write			N	ote 3		L	Н	L	L	×	L	Data In	Data In
(Mobile Spec	Specified RAM)							Н				Hi-Z	
								Н	L			Hi-Z	Data In

Caution Other operations except for indicated in this table are inhibited.

Notes 1. When $/OE = V_{IL}$, V_{IL} can be applied to /WE. When $/OE = V_{IH}$, a write operation is started.

- 2. Mobile Specified RAM should be Standby.
- 3. Flash Memory should be Standby or Hardware reset.

Remarks 1. ×: VIH or VIL, H: VIH, L: VIL

- 2. Sector group protection and read the product ID are using a command.
- 3. MODE pin of Mobile Specified RAM must be fixed to H during active operation.
- 4. Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E) for Bus Operations of Flash Memory.

Data Sheet M15413EJ3V0DS 5



Sector Organization / Sector Address Table (Flash Memory)

Flash Memory top boot (1/2)

Bank	Sector	Add	ress	Sectors						ss Tabl	le .		
	Organization	DVTF mode	WODD	Address	A 20		k Add			\ A 4 E	A 4 4	140	A40
Bank 1	K bytes / K words 8/4	BYTE mode 3FFFFFH	WORD mode 1FFFFH	FSA70	A20	A19 1	A18	A17	A16	A15	A14	A13	A12
	8/4	3FE000H 3FDFFFH	1FF000H 1FEFFFH	FSA69	1	1	1	1	1	1	1	1	0
	8/4	3FC000H 3FBFFFH	1FE000H 1FDFFFH	FSA68	1	1	1	1	1	1	1	0	1
	8/4	3FA000H 3F9FFFH	1FD000H 1FCFFFH	FSA67	1	1	1	1	1	1	1	0	0
	8/4	3F8000H 3F7FFFH	1FC000H 1FBFFFH	FSA66	1	1	1	1	1	1	0	1	1
	8/4	3F6000H 3F5FFFH	1FB000H 1FAFFFH	FSA65	1	1	1	1	1	1	0	1	0
	8/4	3F4000H 3F3FFFH	1FA000H 1F9FFFH	FSA64	1	1	1	1	1	1	0	0	1
	8/4	3F2000H 3F1FFFH	1F9000H 1F8FFFH	FSA63	1	1	1	1	1	1	0	0	0
	64/32	3F0000H 3EFFFFH	1F8000H 1F7FFFH	FSA62	1	1	1	1	1	0	х	х	х
	64/32	3E0000H 3DFFFFH	1F0000H 1EFFFFH	FSA61	1	1	1	1	0	1			x
	64/32	3D0000H	1E8000H	FSA60	1	1	1				X	X	
		3CFFFFH 3C0000H	1E7FFFH 1E0000H					1	0	0	Х	Х	Х
	64/32	3BFFFFH 3B0000H	1DFFFFH 1D8000H	FSA59	1	1	1	0	1	1	Х	Х	Х
	64/32	3AFFFFH 3A0000H	1D7FFFH 1D0000H	FSA58	1	1	1	0	1	0	Х	Х	Х
	64/32	39FFFFH 390000H	1CFFFFH 1C8000H	FSA57	1	1	1	0	0	1	Х	Х	Х
	64/32	38FFFFH 380000H	1C7FFFH 1C0000H	FSA56	1	1	1	0	0	0	Х	Х	Х
Bank 2	64/32	37FFFFH 370000H	1BFFFFH 1B8000H	FSA55	1	1	0	1	1	1	Х	Х	Х
	64/32	36FFFFH 360000H	1B7FFFH 1B0000H	FSA54	1	1	0	1	1	0	х	Х	Х
	64/32	35FFFFH 350000H	1AFFFFH 1A8000H	FSA53	1	1	0	1	0	1	х	Х	Х
	64/32	34FFFFH 340000H	1A7FFFH 1A0000H	FSA52	1	1	0	1	0	0	Х	Х	Х
	64/32	33FFFFH 330000H	19FFFFH 198000H	FSA51	1	1	0	0	1	1	Х	Х	Х
	64/32	32FFFFH 320000H	197FFFH 190000H	FSA50	1	1	0	0	1	0	Х	Х	Х
	64/32	31FFFFH 310000H	18FFFFH 188000H	FSA49	1	1	0	0	0	1	х	Х	х
	64/32	30FFFFH 300000H	187FFFH 180000H	FSA48	1	1	0	0	0	0	х	х	х
	64/32	2FFFFH 2F0000H	17FFFFH 178000H	FSA47	1	0	1	1	1	1	х	Х	х
	64/32	2EFFFFH 2E0000H	177FFFH 170000H	FSA46	1	0	1	1	1	0	Х	Х	х
	64/32	2DFFFFH 2D0000H	16FFFFH 168000H	FSA45	1	0	1	1	0	1	Х	Х	х
	64/32	2CFFFFH 2C0000H	167FFFH 160000H	FSA44	1	0	1	1	0	0	х	х	х
	64/32	2BFFFFH 2B0000H	15FFFFH 158000H	FSA43	1	0	1	0	1	1	Х	Х	х
	64/32	2AFFFFH 2A0000H	157FFFH 150000H	FSA42	1	0	1	0	1	0	Х	Х	х
	64/32	29FFFFH 290000H	14FFFFH 148000H	FSA41	1	0	1	0	0	1	Х	Х	х
	64/32	28FFFFH 280000H	147FFFH 140000H	FSA40	1	0	1	0	0	0	х	х	х
	64/32	27FFFFH 270000H	13FFFFH 138000H	FSA39	1	0	0	1	1	1	Х	Х	х
	64/32	26FFFFH	137FFFH	FSA38	1	0	0	1	1	0	Х	Х	х
	64/32	260000H 25FFFFH	130000H 12FFFFH	FSA37	1	0	0	1	0	1	Х	Х	х
	64/32	250000H 24FFFFH	128000H 127FFFH	FSA36	1	0	0	1	0	0	Х	Х	х
	64/32	240000H 23FFFFH	120000H 11FFFFH	FSA35	1	0	0	0	1	1	Х	Х	х
		230000H	118000H										

(2/2)

Bank	Sector	Add	ress	Sectors					Addres	s Tabl	le		
	Organization K bytes / K words	BYTE mode	WORD mode	Address	A20	Bar A19	k Add A18	ress Ta	able A16	A15	A14	A13	A12
Bank 2	64/32	22FFFFH	117FFFH	FSA34	A20	0 0	A18	A17	A16	0 0	X X	A13	A12
···· -		220000H	110000H										
	64/32	21FFFFH 210000H	10FFFFH 108000H	FSA33	1	0	0	0	0	1	Х	х	Х
	64/32	20FFFFH 200000H	107FFFH 100000H	FSA32	1	0	0	0	0	0	х	х	Х
	64/32	1FFFFFH 1F0000H	0FFFFH 0F8000H	FSA31	0	1	1	1	1	1	х	х	Х
	64/32	1EFFFFH 1E0000H	0F7FFFH 0F0000H	FSA30	0	1	1	1	1	0	Х	х	х
	64/32	1DFFFFH 1D0000H	0EFFFFH 0E8000H	FSA29	0	1	1	1	0	1	Х	Х	х
	64/32	1CFFFFH 1C0000H	0E7FFH 0E0000H	FSA28	0	1	1	1	0	0	Х	Х	х
	64/32	1BFFFFH 1B0000H	0DFFFFH 0D8000H	FSA27	0	1	1	0	1	1	Х	х	х
	64/32	1AFFFFH 1A0000H	0D7FFFH 0D0000H	FSA26	0	1	1	0	1	0	Х	Х	х
	64/32	19FFFFH 190000H	0CFFFFH 0C8000H	FSA25	0	1	1	0	0	1	Х	Х	х
	64/32	18FFFFH 180000H	0C7FFFH 0C0000H	FSA24	0	1	1	0	0	0	Х	Х	х
	64/32	17FFFFH 170000H	0BFFFFH 0B8000H	FSA23	0	1	0	1	1	1	Х	Х	х
	64/32	16FFFFH 160000H	0B7FFFH 0B0000H	FSA22	0	1	0	1	1	0	Х	Х	х
	64/32	15FFFFH 150000H	0AFFFFH 0A8000H	FSA21	0	1	0	1	0	1	Х	Х	х
	64/32	14FFFFH 140000H	0A7FFFH 0A0000H	FSA20	0	1	0	1	0	0	Х	Х	Х
	64/32	13FFFFH 130000H	09FFFFH 098000H	FSA19	0	1	0	0	1	1	Х	Х	х
	64/32	12FFFFH 120000H	097FFFH 090000H	FSA18	0	1	0	0	1	0	Х	Х	х
	64/32	11FFFFH 110000H	08FFFFH 088000H	FSA17	0	1	0	0	0	1	Х	Х	х
	64/32	10FFFFH 100000H	087FFFH 080000H	FSA16	0	1	0	0	0	0	Х	х	х
	64/32	0FFFFFH 0F0000H	07FFFFH 078000H	FSA15	0	0	1	1	1	1	Х	х	х
	64/32	0EFFFFH 0E0000H	077FFFH 070000H	FSA14	0	0	1	1	1	0	Х	Х	х
	64/32	0DFFFFH 0D0000H	06FFFFH 068000H	FSA13	0	0	1	1	0	1	Х	х	х
	64/32	0CFFFFH 0C0000H	067FFFH 060000H	FSA12	0	0	1	1	0	0	Х	Х	х
	64/32	0BFFFFH 0B0000H	05FFFFH 058000H	FSA11	0	0	1	0	1	1	Х	х	х
	64/32	0AFFFFH 0A0000H	057FFFH 050000H	FSA10	0	0	1	0	1	0	Х	х	х
	64/32	09FFFFH 090000H	04FFFFH 048000H	FSA9	0	0	1	0	0	1	Х	х	х
	64/32	08FFFFH 080000H	047FFFH 040000H	FSA8	0	0	1	0	0	0	Х	х	х
	64/32	07FFFFH 070000H	03FFFFH 038000H	FSA7	0	0	0	1	1	1	Х	х	х
	64/32	06FFFFH 060000H	037FFFH 030000H	FSA6	0	0	0	1	1	0	Х	Х	х
	64/32	05FFFFH 050000H	02FFFFH 028000H	FSA5	0	0	0	1	0	1	Х	Х	х
	64/32	04FFFFH 040000H	027FFFH 020000H	FSA4	0	0	0	1	0	0	Х	х	х
	64/32	03FFFFH 030000H	01FFFFH 018000H	FSA3	0	0	0	0	1	1	х	х	х
	64/32	02FFFFH 020000H	017FFFH 010000H	FSA2	0	0	0	0	1	0	Х	Х	х
	64/32	01FFFFH 010000H	00FFFFH 008000H	FSA1	0	0	0	0	0	1	х	х	Х
	64/32	00FFFFH	007FFFH	FSA0	0	0	0	0	0	0	Х	х	х
		000000H	000000H										

★ Sector Group Address Table (Flash Memory)

Sector group	A20	A19	A18	A17	A16	A15	A14	A13	A12	Size	Sector
SGA0	0	0	0	0	0	0	×	×	×	64K Bytes (1 Sector)	FSA0
SGA1	0	0	0	0	0	1	×	×	×	192K Bytes (3 Sectors)	FSA1-FSA3
					1	0					
					1	1					
SGA2	0	0	0	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA4-FSA7
SGA3	0	0	1	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA8-FSA11
SGA4	0	0	1	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA12-FSA15
SGA5	0	1	0	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA16-FSA19
SGA6	0	1	0	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA20-FSA23
SGA7	0	1	1	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA24-FSA27
SGA8	0	1	1	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA28-FSA31
SGA9	1	0	0	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA32-FSA35
SGA10	1	0	0	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA36-FSA39
SGA11	1	0	1	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA40-FSA43
SGA12	1	0	1	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA44-FSA47
SGA13	1	1	0	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA48-FSA51
SGA14	1	1	0	1	×	×	×	×	×	256K Bytes (4 Sectors)	FSA52-FSA55
SGA15	1	1	1	0	×	×	×	×	×	256K Bytes (4 Sectors)	FSA56-FSA59
SGA16	1	1	1	1	0	0	×	×	×	192K Bytes (3 Sectors)	FSA60-FSA62
					0	1					
					1	0					
SGA17	1	1	1	1	1	1	0	0	0	8K Bytes (1 Sector)	FSA63
SGA18	1	1	1	1	1	1	0	0	1	8K Bytes (1 Sector)	FSA64
SGA19	1	1	1	1	1	1	0	1	0	8K Bytes (1 Sector)	FSA65
SGA20	1	1	1	1	1	1	0	1	1	8K Bytes (1 Sector)	FSA66
SGA21	1	1	1	1	1	1	1	0	0	8K Bytes (1 Sector)	FSA67
SGA22	1	1	1	1	1	1	1	0	1	8K Bytes (1 Sector)	FSA68
SGA23	1	1	1	1	1	1	1	1	0	8K Bytes (1 Sector)	FSA69
SGA24	1	1	1	1	1	1	1	1	1	8K Bytes (1 Sector)	FSA70

 $\textbf{Remark} \hspace{0.1in} \times \hspace{0.1in} : V_{IH} \hspace{0.1in} or \hspace{0.1in} V_{IL}$



Command Sequence (Flash Memory)

Command sequ	uence	Bus	1st bus	Cycle	2nd bu	s Cycle	3rd bus	S Cycle	4th bus	S Cycle	5th bus	s Cycle	6th bus	Cycle
		Cycle	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read / Reset Note1		1	×××Н	F0H	RA	RD	-	ı	ı	ı	-	ı	ı	ı
Read / Reset Note1	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	F0H	RA	RD	-	-	_	_
	WORD mode		555H		2AAH		555H							
Program	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	-	-	_	_
	WORD mode		555H		2AAH		555H							
Program Suspend Note 2		1	ВА	ВОН	-	-	-	-	_	-	_	-	_	-
Program Resume Note 3		1	ВА	30H	-	-	-	-	_	-	_	-	_	-
Chip Erase	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	AAAH	10H
	WORD mode		555H		2AAH		555H		555H		2AAH		555H	
Sector Erase	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	FSA	30H
	WORD mode		555H		2AAH		555H		555H		2AAH			
Sector Erase Suspend Note	e 4	1	ВА	вон	-	ı	_	ı	-	I	_	-	-	ı
Sector Erase Resume Not	e 5	1	ВА	30H	-	Ī	_	ı	-	I	_	-	-	ı
Unlock Bypass Set	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	20H	-	-	-	-	-	_
	WORD mode		555H		2AAH		555H							
Unlock Bypass Program N	ote 6	2	×××Н	A0H	PA	PD	-	-	-	-	-	_	-	-
Unlock Bypass Reset Note		2	ВА	90H	×××Н	00H ^{Note11}	-	-	-	-	-	_	-	-
Product ID	BYTE mode	3	AAAH	AAH	555H	55H	(BA)	90H	IA	ID	-	_	-	-
							AAAH							
	WORD mode		555H		2AAH		(BA)							
							555H							
Sector Group Protection	Note 7	4	×××H	60H	SPA	60H	SPA	40H	SPA	SD	-	-	-	-
Sector Group Unprotect ^N	lote 8	4	×××Н	60H	SUA	60H	SUA	40H	SUA	SD	-	_	_	-
Query Note 9	BYTE mode	1	AAH	98H	-	-	-	-	_	-	-	-	_	-
	WORD mode		55H											
Extra One Time Protect	BYTE mode	3	AAAH	AAH	555H	55H	AAAH	88H	_	-	-	-	_	_
Sector Entry	WORD mode		555H		2AAH		555H							
Extra One Time Protect	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	1	-	-	ı
Sector Program Note 10	WORD mode		555H		2AAH		555H							
Extra One Time Protect	BYTE mode	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	EOTPSA	30H
Sector Erase Note 10	WORD mode		555H		2AAH		555H		555H		2AAH			
Extra One Time Protect	BYTE mode	4	AAAH	AAH	555H	55H	AAAH	90H	xxxH	00H	_	_	_	_
Sector Reset Note 10	WORD mode		555H		2AAH		555H							
Extra One Time Protect S	Sector	4	×××Н	60H	EOTPSA	60H	EOTPSA	40H	EOTPSA	SD	-	-	-	-
Protection Note 10														

Data Sheet M15413EJ3V0DS 9

- Notes 1. Both these read / reset commands reset the device to the read mode.
 - **2.** Programming is suspended if B0H is input to the bank address being programmed to in a program operation.
 - **3.** Programming is resumed if 30H is input to the bank address being suspended to in a program-suspend operation.
 - 4. Erasure is suspended if B0H is input to the bank address being erased in a sector erase operation.
 - **5.** Erasure is resumed if 30H is input to the bank address being suspended in a sector-erase-suspend operation.
 - 6. Valid only in the unlock bypass mode.
 - 7. Valid only when /RESET = VID (except in the Extra One Time Protect Sector mode).
 - 8. The command sequence that protects a sector group is excluded.
 - 9. Only A0 to A6 are valid as an address.
 - 10. Valid only in the Extra One Time Protect Sector mode.
 - 11. This command can be used even if this data is F0H.
- Remarks 1. Specify address 555H (A10 to A0) in the WORD mode, and AAAH (A10 to A0, A-1) in the BYTE mode.
 - 2. RA: Read address
 - RD: Read data
 - IA : Address input
 - xx00H (to read the manufacturer code)
 - xx02H (to read the device code in the BYTE mode)
 - xx01H (to read the device code in the WORD mode)
 - ID : Code output. Refer to the **Product ID code (Manufacturer code / Device code) (Flash Memory)**.
 - PA: Program address
 - PD: Program data
 - FSA: Erase sector address. The sector to be erased is selected by the combination of this address. Refer to the **Sector Organization / Sector Address Table (Flash Memory)**.
 - BA: Bank address. Refer to the Sector Organization / Sector Address Table (Flash Memory).
 - SPA: Sector group address to be protected. Set sector group address (SGA) and (A6, A1, A0) = (VIL, VIH, VIL). For the sector group address, refer to the **Sector Group Address Table (Flash Memory)**.
 - SUA: Unprotect sector group address. Set sector group address (SGA) and (A6, A1, A0) = (Vih, Vih, Vil). For the sector group address, refer to the **Sector Group Address Table (Flash Memory)**.
 - SD: Data for verifying whether sector groups read from the address specified by SPA, SUA, and EOTPSA are protected.
 - EOTPSA: Extra One Time Protect Sector area addresses.
 - BYTE mode: 3F0000H to 3FFFFFH, WORD mode: 1F8000H to 1FFFFFH
 - **3.** The sector group address is don't care except when a program / erase address or read address are selected.
 - 4. For the operation of the bus, refer to Bus Operations Table.
 - **5.** \times of address bit indicates ViH or ViL.
- 6. Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E) for Commands of Flash Memory.



Product ID Code (Manufacturer Code / Device Code) (Flash Memory)

Product ID Code		Address inputs		Output
	A6	A1	A0	HEX
Manufacturer Code	L	L	L	10H
Device code	L	L	Н	55H (BYTE mode),
				2255H (WORD mode)

Product	t ID Code									Code	outp	uts						
		I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	HEX								
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	HEX
Manufacturer	Code	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	10H
Device code	BYTE mode	A-1	х	х	х	х	х	х	х	0	1	0	1	0	1	0	1	55H
	WORD mode	0	0	1	0	0	0	1	0	0	1	0	1	0	1	0	1	2255H

Remark $H: V_{IH}, L: V_{IL}, x: Hi-Z$

★ Hardware Sequence Flags, Hardware Data Protection (Flash Memory)

Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E).

Initialization (Mobile Specified RAM)

The MC-242442 is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, before turning on the power, a 200 μ s or longer wait time must precede any signal toggling.
- (2) After the wait time, read operation must be performed at least 8 times. After that, it can be normal operation.




Figure 1. Initialization Timing Chart

Cautions 1. Following power application, make MODE and /CEm high level during the wait time interval.

- 2. Following power application, make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs (Read Cycle (Mobile Specified RAM)).
- 4. The address is don't care (V_{IH} or V_{IL}) during read operation.
- 5. Read operation must be executed with toggled the /CEm pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.



Standby Mode (Flash Memory)

Standby Mode 1 and Standby Mode 2 differ as shown below.

Table 1. Standby Mode Characteristics

Standby Mode	Memory Cell Data Hold	Standby Supply Current (μA)
Mode 1	Valid	100 (Is _{B1})
Mode 2	Invalid	10 (I _{SB2})

Standby Mode State Machine (Flash Memory)

(1) From Active

To shift from this state to Standby Mode 1, change /CEm from V_IL to V_IH.

To shift from this state to Standby Mode 2, change /CEm from V_{IL} to V_{IH} and change MODE from V_{IH} to V_{IL}.

(2) From Standby Mode 1

To shift from this state to Active, change /CEm from VIH to VIL.

To shift from this state to Standby Mode 2, change MODE from V_{IH} to V_{IL} .

(3) From Standby Mode 2


When shifting from this state to the Active state or to Standby Mode 1, it is necessary to set MODE to V_{IH} and perform a Dummy Read operation 8 times after waiting for 200 μ s, in the same way as at power application.

Refer to Figure 33. Standby Mode 2 entry and recovery Timing Chart (Mobile Specified RAM).

After shifting to Active state, change /CEm to VIL.

After shifting to Standby Mode 1, do not change either MODE or /CEm.

Figure 2. Standby Mode State Machine





Electrical Specifications

Before turning on power, input Vss \pm 0.2 V to the /RESET pin until Vccf \geq Vccf (MIN.).

Absolute Maximum Ratings

Parameter	Symbol	Coi	ndition	Rating	Unit
Supply voltage	Vccf	with respect	to Vss	-0.5 to +4.0	V
	Vccm	with respect	to Vss	-0.5 to +4.0	
Input / Output voltage	VT	with respect	/WP(ACC), /RESET	-0.5 ^{Note 1} to +13.0	V
		to Vss	except /WP(ACC), /RESET	-0.5 Note 1 to Vccf, Vccm + 0.4 (4.0 V MAX.) Note 2	
Ambient operation temperature	TA			-20 to +70	°C
Storage temperature	Tstg			-55 to +125	°C

Notes 1. -1.0 V (MIN.) (pulse width $\leq 20 \text{ ns}$)

2. Vccf, Vccm + 0.5 V (MAX.) (pulse width \leq 20 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Common

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vccf, Vccm		2.6		3.0	V
Ambient operation temperature	TA		-20		+70	°C

Flash Memory

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH		2.4		Vccf + 0.3	V
Low level input voltage	VIL		-0.3		+0.5	V

Mobile Specified RAM

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH		Vccm x 0.8		Vccm + 0.3	V
Low level input voltage	VIL		-0.3 Note		Vccm x 0.2	V

Note -0.5 V (MIN.) (Pulse width: 30 ns)



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Common

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage current	lμ		-1.0		+1.0	μΑ
Output leakage current	ILO		-1.0		+1.0	μΑ

Flash Memory

	Param	eter	Symbol	Test cond	ition	MIN.	TYP.	MAX.	Unit
High lev	el output vo	ltage	Vон	Іон = -500μ A, Vccf = Vc	cf (MIN.)	Vccf-0.3			V
Low leve	el output vol	tage	Vol	IoL = +1.0 mA, Vccf = Vc	ccf (MIN.)			0.3	V
Power	Read	BYTE mode	Icc ₁ f	Vccf = Vccf (MAX.),	tcycle = 5 MHz		10	16	mA
supply				/CEf = VIL, /OE = VIH	tcycle = 1 MHz		2	4	
current		WORD mode			tcycle = 5 MHz		10	16	
					tcycle = 1 MHz		2	4	
	Program,	Erase	lcc2f	Vccf = Vccf (MAX.), /CEf	= VIL, /OE = VIH		15	30	mA
	Standby		Icc3f	Vccf = Vccf (MAX.), /CEf	=/RESET =		0.2	5	μΑ
				$/WP(ACC) = Vccf \pm 0.3$	/, /OE = VIL				
	Standby /	Reset	Icc4f	Vccf = Vccf (MAX.), /RES	SET = Vss ± 0.2 V		0.2	5	μΑ
	Automatio	sleep mode	Iccsf	$V_{IH} = V_{CC}f \pm 0.2 \text{ V}, V_{IL} = 0.00$	Vss ± 0.2 V		0.2	5	μΑ
	Read duri	ng programming	Iccef	$V_{IH} = V_{CC}f \pm 0.2 \text{ V}, V_{IL} = 0.00$	Vss ± 0.2 V		21	45	mA
	Read duri	ng erasing	Icc7f	$V_{IH} = V_{CC}f \pm 0.2 \text{ V}, V_{IL} = 0.00$	Vss ± 0.2 V		21	45	mA
	Programn	ning	Iccsf	/CEf = VIL, /OE = VIH,			17	35	mA
	during su	spend		Automatic programming	during suspend				
	Accelerat	ed	IACC	/WP (ACC) pin			5	10	mA
	programn	ning		Vccf			15	30	
/RESET	high level i	nput voltage	VID	High Voltage is applied		11.5		12.5	V
Accelera	ated prograi	mming voltage	Vacc	High Voltage is applied		8.5		9.5	V
Low Vcc	f lock-out v	oltage Note	VLKO					1.7	V

★ Note When Vccf is equal to or lower than VLKO, the device ignores all write cycles. Refer to **DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E)**.

Mobile Specified RAM

Parameter		Symbol	Test condition	MIN.	TYP.	MAX.	Unit
High level output voltage		Vон	$I_{OH} = -0.5 \text{ mA}$	$\text{Vccm} \times 0.8$			V
Low level output voltage		Vol	IoL = 1 mA			$\text{Vccm} \times 0.2$	V
Operating supply	current	Icca	/CEm = V_{IL} , Minimum cycle time, $I_{I/O} = 0$ mA			35	mA
Standby supply	Standby Mode 1	I _{SB1}	$/CEm \ge Vccm - 0.2 \text{ V}, \text{ MODE } \ge Vccm - 0.2 \text{ V}$			100	μΑ
current	Standby Mode 2	I _{SB2}	$/CEm \ge Vccm - 0.2 \text{ V}, \text{ MODE} \le 0.2 \text{ V}$			10	




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

Flash Memory

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load

1 TTL + 30 pF




Mobile Specified RAM

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform



Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure.

CL: 50 pF 5 pF (tcLz, toLz, tBLz, tcHz, toHz, tBHz, tWHz, toW)





/CEf, /CEm Timing

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Note
/CEf, /CEm recover time	tccr		0			ns	

Read Cycle (Flash Memory)

Parameter		Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Note
Read cycle time		trc		90			ns	
	Vccf ≥ 2.7 V			85				
Address access time		tacc	/CEf = /OE = VIL			90	ns	
	Vccf ≥ 2.7 V					85		
/CEf access time		t CEf	/OE = VIL			90	ns	
	Vccf ≥ 2.7 V					85		
/OE access time		toe	/CEf = VIL			40	ns	
Output disable time		t DF	/OE = VIL or /CEf = VIL			30	ns	
Output hold time		t он		0			ns	
/RESET pulse width		t RP		500			ns	
/RESET hold time before read		t RH		50			ns	
/RESET low to read mode		tREADY				20	μs	
/CEf low to CIOf low, high		telfl/telfh				5	ns	
CIOf low output disable time		t FLQZ				30	ns	
CIOf high access time		t FHQV		90			ns	
	Vccf ≥ 2.7 V			85				

 $\textbf{Remark} \quad \text{toF is the time from inactivation of /CEf or /OE to Hi-Z state output.}$



Write Cycle (Program / Erase) (Flash Memory)

Parameter		Symbol	MIN.	TYP.	MAX.	Unit	Note
Write cycle time		twc	90			ns	
	Vccf ≥ 2.7 V		85				
Address setup time (/WE to address)		tas	0			ns	
Address setup time (/CEf to address)		tas	0			ns	
Address hold time (/WE to address)		t ah	45			ns	
Address hold time (/CEf to address)	Address hold time (/CEf to address)		45			ns	
Input data setup time		tos	35			ns	
Input data hold time		tон	0			ns	
/OE hold time	Read	tоен	0			ns	
	Toggle bit, Data polling		10				
Read recovery time before write (/OE	to /CEf)	t GHEL	0			ns	
Read recovery time before write (/OE	to /WE)	t GHWL	0			ns	
/WE setup time (/CEf to /WE)		tws	0			ns	
/CEf setup time (/WE to /CEf)		tcs	0			ns	
/WE hold time (/CEf to /WE)		twн	0			ns	
/CEf hold time (/WE to /CEf)		tсн	0			ns	
Write pulse width		t wp	35			ns	
/CEf pulse width		t CP	35			ns	
Write pulse width high		t wph	30			ns	
/CEf pulse width high		tсрн	30			ns	
Byte programming operation time		t BPG		9	200	μs	
Word programming operation time		twpg		11	200	μs	
Sector erase operation time		tser		0.7	5	s	1
Vccf setup time		tvcs	50			μs	
RY (/BY) recovery time		tпв	0			ns	
/RESET pulse width		t RP	500			ns	
/RESET high-voltage (VD) hold time fr	om high of RY(/BY)	trrb	20			μs	
when sector group is temporarily unpr	otect						
/RESET hold time		t RH	50			ns	
From completion of automatic		t EOE			90	ns	
program / erase to data output time	Vccf ≥ 2.7 V				85		
RY (/BY) delay time from valid program	m or erase operation	t BUSY			90	ns	
Address setup time to /OE low in togg	le bit	taso	15			ns	
Address hold time to /CEf or /OE high in toggle bit		t aht	0			ns	
/CEf pulse width high for toggle bit		t CEPH	20			ns	
/OE pulse width high for toggle bit		t oeph	20			ns	
Voltage transition time		t vlht	4			μs	2
Rise time to VID (/RESET)		tvidr	500			ns	3
Rise time to VACC (/WP(ACC))		tvaccr	500			ns	2
Erase timeout time		t TOW	50			μs	4
Erase suspend transition time		t SPD			20	μs	4

Data Sheet M15413EJ3V0DS

Notes 1. The preprogramming time prior to the erase operation is not included.

- 2. Sector group protection and accelerated mode only
- 3. Sector group protection only.
- 4. Table only.



Write operation (Program / Erase) Performance (Flash Memory)

Parameter	Description		MIN.	TYP.	MAX.	Unit
Sector erase time	Excludes programming time prior		0.7	5	s	
Chip erase time	Excludes programming time prior		50		s	
Byte programming time	Excludes system-level overhead	Excludes system-level overhead			200	μs
Word programming time	Excludes system-level overhead	Excludes system-level overhead				μs
Chip programming time	Excludes system-level overhead	BYTE mode		40		s
		WORD mode		25		
Accelerated programming time	Excludes system-level overhead		7	150	μs	
Program / Erase cycle			100,000			cycle

Read Cycle (Mobile Specified RAM)

Parameter	Symbol	MC-242	442-B90	MC-242	442-B95	MC-242	442-B10	Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	80	10,000	90	10,000	110	10,000	ns	1
Identical address read cycle time	t _{RC1}	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	tskew		10		15		20	ns	3
/CEm pulse width	tcp	10		10		10		ns	
Address access time	t AA		80		90		100	ns	4
/CEm access time	tacs		80		90		100	ns	
/OE to output valid	t oe		35		40		50	ns	5
/LB, /UB to output valid	t BA		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CEm to output in low impedance	tcLZ	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/LB, /UB to output in low impedance	t _{BLZ}	5		5		5		ns	
/CEm to output in high impedance	tснz		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25	ns	
/LB, /UB to output in high impedance	tвнz		25		25		25	ns	

Notes 1. One read cycle (tRC) must satisfy the minimum value (tRC(MIN.)) and maximum value (tRC(MAX.) = $10 \mu s$). tRC indicates the time from the /CEm low level input point or address determination point, whichever is later, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for tRC.

1) Time from address determination point to /CEm high level input point (address access)

2) Time from address determination point to next address change start point (address access)

3) Time from /CEm low level input point to next address change start point (/CEm access)

4) Time from /CEm low level input point to /CEm high level input point (/CEm access)

- 2. The identical address read cycle time (tRc1) is the cycle time of one read operation when performing continuous read operations toggling /OE , /LB, and /UB with the address fixed and /CEm low level. Perform settings so that the sum (tRc) of the identical address read cycle times (tRc1) is 10 μs or less.
- 3. tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.

- **4.** Regarding tax and tacs, only tax is satisfied during address access (refer to 1) and 2) of **Note 1**), and only tacs is satisfied during /CEm access (refer to 3) of **Note 1**).
- **5.** Regarding t_{BA} and t_{OE}, only t_{BA} is satisfied if /OE becomes active later than /UB and /LB, and only t_{OE} is satisfied if /UB and /LB become active before /OE.

Write Cycle (Mobile Specified RAM)

Parameter	Symbol	MC-242	442-B90	MC-242	442-B95	MC-242	442-B10	Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	80	10,000	90	10,000	110	10,000	ns	1
Identical address write cycle time	twc1	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	tskew		10		15		20	ns	3
/CEm to end of write	tcw	40		50		60		ns	4
/LB, /UB to end of write	tвw	30		35		40		ns	
Address valid to end of write	taw	35		45		55		ns	
Write pulse width	twp	30		35		40		ns	
Write recovery time	twr	20		20		20		ns	5
/CEm pulse width	tcp	10		10		10		ns	
Address setup time	tas	0		0		0		ns	
Byte write hold time	tвwн	20		20		20		ns	
Data valid to end of write	tow	20		25		30		ns	
Data hold time	tон	0		0		0		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/WE to output in high impedance	twнz		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25	ns	
Output active from end of write	tow	5		5		5		ns	

Notes 1. One write cycle (twc) must satisfy the minimum value (twc(MIN.)) and the maximum value (twc(MAX.) = $10 \mu s$). two indicates the time from the /CEm low level input point or address determination point, whichever is after, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for two.

- 1) Time from address determination point to /CEm high level input point
- 2) Time from address determination point to next address change start point
- 3) Time from /CEm low level input point to next address change start point
- 4) Time from /CEm low level input point to /CEm high level input point
- 2. The identical address read cycle time (twc1) is the cycle time of one write cycle when performing continuous write operations with the address fixed and /CEm low level, changing /LB and /UB at the same time, and toggling /WE, as well as when performing a continuous write toggling /LB and /UB. Make settings so that the sum (twc) of the identical address write cycle times (twc1) is 10 μs or less.
- 3. tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.



4. Definition of write start and write end

	/CEm	/WE	/LB, /UB	Status
Write start pattern 1	H to L	L	L	If /WE, /LB, /UB are low level, time when /CEm changes from high level to low level
Write start pattern 2	L	H to L	L	If /CEm, /LB, /UB are low level, time when /WE changes from high level to low level
Write start pattern 3	L	L	H to L	If /CEm, /WE are low level, time when /LB or /UB changes from high level to low level
Write end pattern 1	L	L to H	L	If /CEm, /WE, /LB, /UB are low level, time when /WE changes from low level to high level
Write end pattern 2	L	L	L to H	When /CEm, /WE, /LB, /UB are low level, time when /LB or /UB changes from low level to high level

- **5.** Definition of write end recovery time (twr)
 - 1) Time from write end to address change start point, or from write end to /CEm high level input point
 - 2) When /CEm, /LB, /UB are low level and continuously written to the identical address, time from /WE high level input point to /WE low level input point
 - 3) When /CEm, /WE are low level and continuously written to the identical address, time from /LB or /UB high level input point, whichever is later, to /LB or /UB low level input point, whichever is earlier.
 - 4) When /CEm is low level and continuously written to the identical address, time from write end to point at which /WE, /LB, or /UB starts to change from high level to low level, whichever is earliest.

Read Write Cycle (Mobile Specified RAM)

Parameter	Symbol	MC-242442-B90		MC-242442-B95		MC-242442-B10		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read write cycle time	trwc		10,000		10,000		10,000	ns	1, 2
Byte write setup time	t BWS	20		20		20		ns	
Byte read setup time	tBRS	20		20		20		ns	

- **Notes 1.** Make settings so that the sum (t_{RC1}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.
 - **2.** Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μs or less when a read is performed at the identical address using /UB following a write using /LB with /CEm low level, or when a read is performed using /LB following a write using /UB.

Figure 1. Alternating Mobile Specified RAM to Flash Memory Timing Chart




Figure 2. Read Cycle Timing Chart 1 (Flash Memory)





Figure 3. Read Cycle Timing Chart 2 (Flash Memory)






Figure 4. Sector Group Protection Timing Chart (Flash Memory)

Note The sector group protection verification result is output.

01H: The sector group is protected.

00H: The sector group is not protected.




Figure 5. Temporary Sector Group Unprotect Timing Chart (Flash Memory)





Figure 6. Accelerated Mode Timing Chart (Flash Memory)








Figure 8. Write Cycle Timing Chart (/WE Controlled) (Flash Memory)

Remarks 1. This timing chart shows the last two write cycles among the program command sequence's four write cycles, and data polling.

- 2. This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See Command Sequence (Flash Memory).
- 3. PA: Program address

PD: Program data

/I/O7: The output of the complement of the data written to the device.

Dou⊤: The output of the data written to the device.

(3rd and 4th write cycle) (Data polling) twc tas Address (Input) 555H РΑ PΑ tan, /CEf (Input) **t**CEf /OE (Input) tbpg or twpg /WE (Input) I/O (Input / Output) /I/O7 PD Dоит Dout

Figure 9. Write Cycle Timing Chart (/CEf Controlled) (Flash Memory)

- **Remarks 1.** This timing chart shows the last two write cycles among the program command sequence's four write cycles, and data polling.
 - 2. This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See Command Sequence (Flash Memory).
 - 3. PA: Program address

PD: Program data

/I/O7: The output of the complement of the data written to the device.

Dout: The output of the data written to the device.




Figure 10. Sector / Chip Erase Timing Chart (Flash Memory)

Note FSA is the sector address to be erased. In the case of chip erase, input 555H (WORD mode), AAAH (BYTE mode).

Remark This timing chart shows the WORD mode's case. In the BYTE mode, address to be input are different from the WORD mode. See **Command Sequence (Flash Memory)**.




Figure 11. Data Polling Timing Chart (Flash Memory)

Note I/O7 = Dout: True value of program data (indicates completion of automatic program / erase)



Address (Input) **TAHT** t_{AS} **t**AHT /CEf (Input) -taso **t**CEPH /WE (Input) **t**OEH /OE (Input) t_{DH} Valid Stop I/O6, I/O2 (Input / Output) Toggle Input data Toggle Toggle toggling data out **t**BUSY RY (/BY) (Output)

Figure 12. Toggle Bit Timing Chart (Flash Memory)

Note I/O6 stops the toggle (indicates automatic program / erase completion).

Figure 13. I/O2 vs. I/O6 Timing Chart (Flash Memory)




Figure 14. RY (/BY) (Ready / Busy) Timing Chart (Flash Memory)





Figure 15. /RESET and RY (/BY) Timing Chart (Flash Memory)



Data Sheet M15413EJ3V0DS

Figure 16. Write CIOf Timing Chart (Flash Memory)




Figure 17. BYTE mode Switching Timing Chart (Flash Memory)





Figure 18. WORD mode Switching Timing Chart (Flash Memory)





tskew Address (Input) /CEm (Input) tacs /OE (Input) toe tolz /LB, /UB (Input) **t**BA **t**BLZ tон Hi-Z I/O (Output) -Data out tskew Address (Input) tcp /CEm (Input) **t**cHZ /OE (Input) toe **t**onz

Figure 19. Read Cycle Timing Chart 1 (Mobile Specified RAM)

Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

 t_{BLZ}

Data out


Hi-Z

Remark In read cycle, /WE should be fixed to High.

/LB, /UB (Input)

I/O (Output) -----

Figure 20. Read Cycle Timing Chart 2 (Mobile specified RAM)




Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

Remark In read cycle, /WE should be fixed to High.

Data Sheet M15413EJ3V0DS

MC-242442

Figure 21. Read Cycle Timing Chart 3 (Mobile specified RAM)



Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRC), none of the data can be guaranteed.

tskew trc **t**skew Address (Input) t_{RC}1 **t**AA /CEm (Input) toe toe tolz tolz /OE (Input) **t**onz **t**onz **t**BA **t**BA **t**BLZ **t**BLZ /LB, /UB (Input) t_{BHZ} Hi-Z Hi-Z Data out Data out I/O (Output)

Figure 22. Read Cycle Timing Chart 4 (Mobile Specified RAM)

Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRc), none of the data can be guaranteed.

Note To perform a continuous read toggling /OE, /UB, and /LB with /CEm low level at an identical address, make settings so that the sum (tRc) of the identical address read cycle times (tRc1) is 10 μ s or less.

Remark In read cycle, /WE should be fixed to High.



/LB, /UB (Input)

I/O (Intput)

Address (Input) /CEm (Input) twr /WE (Input) tas /LB, /UB (Input) Hi-Z Hi-Z I/O (Intput) Data in Data in Address (Input) /CEm (Input) twr /WE (Input) t_{BW} t_{BW}

Figure 23. Write Cycle Timing Chart 1 (Mobile Specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

Data in

2. Do not input data to the I/O pins while they are in the output state.

Hi-Z

3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Hi-Z

Data in

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.




Figure 24. Write Cycle Timing Chart 2 (Mobile Specified RAM)

- ${\bf Cautions~1.~~During~address~transition,~at~least~one~of~pins~/CEm,~/WE~should~be~inactivated.}$
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc₁) is 10 μ s or less.

Remarks 1. Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

2. When /WE is at Low, the I/O pins are always high impedance. When /WE is at High, read operation is executed. Therefore /OE should be at High to make the I/O pins high impedance.

Address (Input) twc twc /CEm (Input) twR /WE (Input) /LB, /UB (Input) Hi-Z I/O (Intput) Data in Data in Address (Input) twc twc /CEm (Input) /WE (Input) /LB, /UB (Input) Hi-Z Hi-Z Hi-Z I/O (Intput) Data in Data in

Figure 25. Write Cycle Timing Chart 3 (/CEm Controlled) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

Data in

Address (Input) /CEm (Input) /WE (Input) tBW **t**AS twr **t**BW twr /LB, /UB (Input) I/O (Intput) Data in Data in Address (Input) taw /CEm (Input) /WE (Input) tas t_{BW} twR t_{AS} **t**BW twr /LB, /UB (Input) tон Hi-Z Hi-Z I/O (Intput)

Figure 26. Write Cycle Timing Chart 4 (/LB, /UB Controlled 1) (Mobile Specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

Data in

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.




Figure 27. Write Cycle Timing Chart 5 (/LB, /UB Controlled 2) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc₁) is 10 μ s or less.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.




Figure 28. Write Cycle Timing Chart 6 (/LB, /UB Independent Controlled 1) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μ s or less.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.



Address (Input) twc /CEm (Input) tcw tcw twp /WE (Input) **t**BW twr /LB (Input) **t**BWH /UB (Input) **t**AS tow tон Hi-Z Hi-Z I/O0 - 7 (Intput) Data in tow \mathbf{t}_{DH} Hi-Z Hi-Z I/O8 - 15 (Intput) Data in

Figure 29. Write Cycle Timing Chart 7 (/LB, /UB Independent Controlled 2) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.



t_{RWC} Address (Input) t_{RC1} Note **t**AA /CEm (Input) tacs twp /WE (Input) tews /LB (Input) /UB (Input) **t**BLZ **t**BHZ Hi-Z I/O0 - 7 (Output) Data out **t**DH Hi-Z Hi-Z I/O8 - 15 (Intput) Data in

Figure 30. Read Write Cycle Timing Chart 1 (/LB, /UB Independent Controlled 1) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.



t_{RWC} Address (Input) twc1Note trc1 Note tcw /CEm (Input) twR twp /WE (Input) /LB (Input) **t**BRS /UB (Input) **t**DH Hi-Z Hi-Z I/O0 - 7 (Input) Data in **t**BA **t**BHZ **t**BLZ Hi-Z I/O8 - 15 (Output) Data out

Figure 31. Read Write Cycle Timing Chart 2 (/LB, /UB Independent Controlled 2) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.




Figure 32. Read Write Cycle Timing Chart 3 (/LB, /UB Independent Controlled 3) (Mobile Specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

Operation



Address (Input)

MODE (Input)

/CEm (Input)

Standby Wait Time 200 μs Read Operation 8 times Normal

Figure 33. Standby Mode 2 entry and recovery Timing Chart (Mobile Specified RAM)

Parameter	Symbol	MIN.	MAX.	Unit	Note
/CEm High to MODE Low	tсм	0		ns	

Cautions 1. Make MODE and /CEm high level during the wait time interval.

Mode 2

- 2. Make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs (Read Cycle (Mobile Specified RAM)).
- 5. Read operation must be executed with toggled the /CEm pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.

★ Flow Charts (Flash Memory)

Refer to DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information (M14914E).

Data Sheet M15413EJ3V0DS 45



CFI Code List

(1/2)


Address A6 to A0	Data I/O15 to I/O0	Description
10H	0051H	"QRY" (ASCII code)
11H 12H	0052H 0059H	
		Meta-annual aut
13H	0002H	Main command set
14H	0000H	2 : AMD/FJ standard type
15H	0040H	Start address of PRIMARY table
16H	0000H	A
17H	0000H	Auxiliary command set
18H	0000H	00H: Not supported
19H	0000H	Start address of auxiliary algorithm table
1AH	0000H	
1BH	0027H	Minimum Vccf voltage (program / erase)
		I/O7 to I/O4 : 1 V/bit
		I/O3 to I/O0 : 100 mV/bit
1CH	0036H	Maximum Vccf voltage (program / erase)
		I/O7 to I/O4 : 1 V/bit
		I/O3 to I/O0 : 100 mV/bit
1DH	0000H	Minimum VPP voltage
1EH	0000H	Maximum VPP voltage
1FH	0004H	Typical word program time (2 N μs)
20H	0000H	Typical buffer program time (2 $^{\rm N}$ μ s)
21H	000AH	Typical sector erase time (2 N ms)
22H	0000H	Typical chip erase time (2 ^N ms)
23H	0005H	Maximum word program time (typical time \times 2 $^{\text{N}}$)
24H	0000H	Maximum buffer program time (typical time \times 2 $^{\rm N}$)
25H	0004H	Maximum sector erasing time (typical time \times 2 $^{\rm N}$)
26H	0000H	Maximum chip erasing time (typical time \times 2 $^{\rm N}$)
27H	0016H	Capacity (2 ^N Bytes)
28H	0002H	I/O information
29H	0000H	2: ×8/×16-bit organization
2AH	0000H	Maximum number of bytes when two banks are programmed (2 N)
2BH	0000H	
2CH	0002H	Type of erase block
2DH	0007H	Information about erase block 1
2EH	0000H	Bit0 to 15 : y = number of sectors
2FH	0020H	Bit16 to 31 : z = size
30H	0000H	(Z × 256 Bytes)


(2/2)

Address A6 to A0	Data I/O15 to I/O0	Description	
31H	003EH	Information about erase block 2	
32H	0000H	bit0 to 15 : y = number of sectors	
33H	0000H	bit16 to 31 : z = size	
34H	0001H	(z × 256 Bytes)	
40H	0050H	"PRI" (ASCII code)	
41H	0052H		
42H	0049H		
43H	0031H	Main version (ASCII code)	
44H	0032H	Minor version (ASCII code)	
45H	0000H	Address during command input	
		00H : Necessary	
		01H : Unnecessary	
46H	0002H	Temporary erase suspend function	
		00H : Not supported	
		01H : Read only	
		02H : Read / Program	
47H	0001H	Sector group protection	
		00H : Not supported	
		01H : Supported	
48H	0001H	Temporary sector group protection	
		00H : Not supported	
		01H : Supported	
49H	0004H	Sector group protection algorithm	
4AH	00xxH	Number of sectors of bank 2	
		00H : Not supported	
		38H : MC-242442	
4BH	0000H	Burst mode	
		00H: Not supported	
4CH	0000H	Page mode	
		00H: Not supported	
4DH	0085H	Minimum Vacc voltage	
		I/O7 to I/O4 : 1 V/bit	
		I/O3 to I/O0 : 100 mV/bit	
4EH	0095H	Maximum Vacc voltage	
		I/O7 to I/O4 : 1 V/bit	
		I/O3 to I/O0 : 100 mV/bit	
4FH	00xxH	Boot organization	
		03H : Top boot	
50H	0001H	Temporary program suspend function	
		00H : Not supported	
		01H : Supported	

Package Drawings


77-PIN TAPE FBGA (12x7)






ITEM	MILLIMETERS
D	7.0±0.1
E	12.0±0.1
W	0.2
Α	1.1±0.1
A1	0.26±0.05
A2	0.84
е	0.8
b	0.45±0.05
Х	0.08
У	0.1
y1	0.1
ZD	0.7
ZE	0.8
	P77F9-80-BT3

★ 71-PIN TAPE FBGA (11x7)





ITEM	MILLIMETERS
D	7.00±0.10
E	11.00±0.10
w	0.20
Α	1.11±0.10
A1	0.27±0.05
A2	0.84
е	0.80
b	0.45±0.05
Х	0.08
У	0.10
у1	0.20
ZD	0.70
ZE	1.10

P71F9-80-BS1



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the MC-242442.

Types of Surface Mount Device

MC-242442F9-BT3 : 77-pin TAPE FBGA (12 \times 7)

★ MC-242442F9-BS1 : 71-pin TAPE FBGA (11 × 7)



Revision History

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition \rightarrow This edition)
	edition	edition			
3rd edition/	Throughout	Throughout	Modification		Preliminary Data Sheet \rightarrow Data Sheet
March 2002			Addition		71-pin TAPE FBGA (11×7)
	p.3	p.3	Modification	Pin Configurations	77-pin TAPE FBGA (12×7):
					F8, G8: Vss \rightarrow IC,
					H7: $Vss \rightarrow NC$,
					L5: Vccm → NC
			Addition		Note 2
	-	p.5, 6	Deletion		CONTENTS
	p.5	p.7	Addition	Bus Operations Table	Remark 4
	-	p.7 to 10	Deletion	1. Bus Operations,	Explanation
		p.13 to 20		3. Commands,	
		p.21 to 23		4. Hardware Sequence Flags,	
		p.24		5. Hardware Data Protection	
	p.8	ı	Addition		Sector Group Address Table
	p.10	p.14	Modification	Command Sequence	Remark 2: SPA, SUA
			Addition		Remark 6
	p.11	-	Addition		Reference comment of information
	p.14	p.27	Deletion	Electrical Specifications	Capacitance
	p.15	p.28	Modification	DC Characteristics (Flash Memory)	Note: Reference comment of information
	p.45	p.58	Addition		Reference comment of information
	-	p.59 to 63	Deletion		8. Flow Chart

Data Sheet M15413EJ3V0DS 51

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Related Documents

Document Name	Document Number
DUAL OPERATION FLASH MEMORY 32M BITS A SERIES Information	M14914E

- The information in this document is current as of March, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4