

Features

1024Kx8 bit CMOS Static

Random Access Memory

- Access Times 70 thru 100ns
- Data Retention Function (ED18F81024LP)
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks

High Density Packaging

- 36 Pin SIP, No. 62
- 36 Pin, Flat SIP, No. 336

Single +5V (±10%) Supply Operation


1Megx8 Static RAM CMOS, Module

The ED18F81024C is a 8 Megabit CMOS Static RAM based on eight 128Kx8 Static RAMs mounted on a multi-layered epoxy laminate (FR4) substrate.

A version featuring Low Power with Data Retention (ED18F81024LP) is also available.

The ED18F81024C is offered in a double sided, 36 pin single-in-line Package (SIP). Surface mount SIP technology is a cost effective solution to very high packing density requirements. All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous, the ED18F81024C requires no clocks or refreshing for operation.

Pin Configurations and Block Diagram



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
 United Kingdom • 01276 472637 • FAX: 01276 473748

Absolute Maximum Ratings*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature	
Plastic	-55°C to +125°C
Power Dissipation	1 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 100pF

(note: For TEHQZ, TGHOZ and TWLOZ, CL = 5pF)

DC Electrical Characteristics

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power	ICC1	$\bar{W}, \bar{E} = VIL, I/O = 0mA$	--	80	130	mA
Supply Current		Min Cycle				
Standby (TTL) Power	ICC2	$\bar{E} \cdot VIH, VIN - VIL$	--	40	90	mA
Supply Current		$VIN \cdot VIH$				
Full Standby Power	ICC3	$\bar{E} \cdot VCC - 0.2V$	C	--	10	20 mA
Supply Current (CMOS)		$VIN \cdot VCC - 0.2V$ or $VIN - 0.2V$	LP	--	400	950 μA
Input Leakage Current	ILI	$VIN = 0V$ to VCC	--	--	± 10	μA
Output Leakage Current	ILO	$V I/O = 0V$ to VCC	--	--	± 10	μA
Output High Voltage	VOH	$IOH = -1.0mA$	2.4	--	--	V
Output Low Voltage	VOL	$IOL = 2.1mA$	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

Truth Table

\bar{G}	\bar{E}	\bar{W}	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
X	L	L	Write	DIN	ICC1

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Input Capacitance			
(Except DQ Pins)	CI	58	pF
Capacitance (DQ Pins)	CD/O	43	pF
Input (\bar{E}) Control Lines	CC	10	pF
Input (\bar{W}) Line (\bar{G})	CW	60	pF


These parameters are sampled, not 100% tested.

AC Characteristics Read Cycle


Parameter	Symbol		70ns		85ns		100ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	70		85		100		ns
Address Access Time	TAVQV	TAA		70		85		100	ns
Chip Enable Access Time	TELOV	TACS		70		85		100	ns
Chip Enable to Output in Low Z (1)	TELOX	TCLZ	5		5		5		ns
Chip Disable to Output in High Z (1)	TEHOZ	TCHZ		30		35		40	ns
Output Hold from Address Change	TAVQX	TOH	3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE		40		45		50	ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		ns
Output Disable to Output in High Z (1)	TGHOZ	TOHZ		30		35		40	ns

Note: Parameter guaranteed, but not tested.

Read Cycle 1 - \overline{W} High, \overline{G} , \overline{E} Low



Read Cycle 2 - \overline{W} High




AC Characteristics Write Cycle


Write Cycle	Symbol	Alt.	70ns		85ns		100ns		Units
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	70		85		100		ns
Chip Enable to End of Write	TELWH	TCW	65		70		80		ns
	TELEH	TCW	65		70		80		ns
Address Setup Time	TAVWL	TAS	0		0		0		ns
	TAVEL	TAS	0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	65		70		80		ns
	TAVEH	TAW	65		70		80		ns
Write Pulse Width	TWLWH	TWP	65		70		80		ns
	TWLEH	TWP	65		70		80		ns
Write Recovery Time	TWHAX	TWR	0		0		0		ns
	TEHAX	TWR	0		0		0		ns
Data Hold Time	TWHDX	TDH	0		0		0		ns
	TEHDX	TDH	0		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	30	0	35	0	40	ns
Data to Write Time	TDVWH	TDW	30		35		40		ns
	TDVEH	TDW	30		35		40		ns
Output Active from End of Write (1)	TWHQX	TWLZ	5		5		5		ns

Note 1: Parameter guaranteed, but not tested.

Write Cycle 1 - \bar{W} Controlled



Write Cycle 2 - \bar{E} Controlled




Data Retention Characteristics

Characteristic	Sym	Test Conditions	VDD	Min	Typ	Max		Unit
						70°C	85°C	
Data Retention Voltage	VDD	VDD = 0.2V		2	--	--	--	V
Data Retention Quiescent Current	ICCDR	$\bar{E} \cdot VDD - 0.2V$ $VIN \cdot VDD - 0.2V$ or $VIN - 0.2V$	2V	--	25	300	400	μA
			3V	--	50	450	550	μA
Chip Disable to Data Retention Time (1)	TCDR			0	--	--	--	ns
Operation Recovery Time (1)	TR			TAVAV*	--	--	--	ns

Note 1: Parameter guaranteed, but not tested.
* Read Cycle Time

Data Retention \bar{E} Controlled



Ordering Information


Standard Power	Low Power with Data Retention	Speed (ns)	Package No.
EDI8F81024C70BSC	EDI8F81024LP70BSC	70	62
EDI8F81024C85BSC	EDI8F81024LP85BSC	85	62
EDI8F81024C100BSC	EDI8F81024LP100BSC	100	62
EDI8F81024C70BFC	EDI8F81024LP70BFC	70	336
EDI8F81024C85BFC	EDI8F81024LP85BFC	85	336
EDI8F81024C100BFC	EDI8F81024LP85BFC	100	336

Note: To order an Industrial grade product substitute the letter C in the Suffix with the letter I, eg. EDI8F81024C70BSC becomes EDI8F81024C70BSI.

Package Description


Package No. 62

36 Pin Single-in-line Package



Package No. 336

36 Pin Flat SIP



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
 United Kingdom • 01276 472637 • FAX: 01276 473748

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301