



HY5V16CF

2 Banks x 512K x 16Bit Synchronous DRAM

DESCRIPTION

The Hynix HY5V16CF is a 16,777,216-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY5V16CF is organized as 2banks of 524,288x16.

HY5V16CF is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTTL.


Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

FEATURES

- Single 3.3±0.3V power supply ^{Note)}
- All device pins are compatible with LVTTTL interface
- JEDEC standard 60Ball FD-BGA with 0.65mm of pin pitch
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by UDQM or LDQM
- Internal four banks operation
- Auto refresh and self refresh
- 4096 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or Full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst
- Programmable $\overline{\text{CAS}}$ Latency ; 2, 3 Clocks

ORDERING INFORMATION


Part No.	Clock Frequency	Power	Organization	Interface	Package
HY5V16CF-H	133MHz	Normal	2Banks x 512Kbits x16	LVTTTL	10.1x 6.4 60Ball 0.65 Pin -pitch FD-BGA
HY5V16CF-S	100MHz				

PIN CONFIGURATION
FD-BGA60 (16M SDRAM) Ball Matrix
(Bottom View)

PIN DESCRIPTION

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
$\overline{\text{CS}}$	Chip Select	Enables or disables all inputs except CLK, CKE and DQM
BA	Bank Address	Selects bank to be activated during $\overline{\text{RAS}}$ activity Selects bank to be read/written during CAS activity
A0 ~ A10	Address	Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA7 Auto-precharge flag : A10
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	Row Address Strobe, Column Address Strobe, Write Enable	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ define the operation Refer function truth table for details
LDQM, UDQM	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection

FUNCTIONAL BLOCK DIAGRAM

512Kbit x 2banks x 16 I/O Synchronous DRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature - Time	TSOLDER	260 · 10	°C · Sec

Note : Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITION (TA=0 to 70°C)

Parameter	Symbol	Min	Typ.	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1
Input High Voltage	VIH	2.0	3.0	VDDQ + 2.0	V	1,2
Input Low Voltage	VIL	VSSQ - 2.0	0	0.8	V	1,3

Note :

1. All voltages are referenced to VSS = 0V
2. VIH (max) is acceptable 5.6V AC pulse width with ≤3ns of duration
3. VIL (min) is acceptable -2.0V AC pulse width with ≤3ns of duration

AC OPERATING CONDITION (TA=0 to 70°C, VDD=3.3 ± 0.3V^{Note2}, VSS=0V)


Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

Note :

1. Output load to measure access time is equivalent to two TTL gates and one capacitor (50pF)
For details, refer to AC/DC output circuit

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	C _{I1}	2	4	pF
	A0 ~ A11, BA0, BA1, $\overline{\text{CKE}}$, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, UDQM, LDQM	C _{I2}	2.5	5	pF
Data input / output capacitance	DQ0 ~ DQ15	C _{I/O}	2	6.5	pF

OUTPUT LOAD CIRCUIT


DC Output Load Circuit

AC Output Load Circuit

DC CHARACTERISTICS I (TA=0 to 70°C, VDD=3.3±0.3V^{Note3})

Parameter	Symbol	Min.	Max	Unit	Note
Input Leakage Current	ILI	-1	1	uA	1
Output Leakage Current	ILO	-1	1	uA	2
Output High Voltage	VOH	2.4	-	V	IOH = -4 mA
Output Low Voltage	VOL	-	0.4	V	IOL = +4 mA

Note :

1. VIN = 0 to 3.6V, All other pins are not tested under VIN = 0V
2. DOUT is disabled, VOUT=0 to 3.6

DC CHARACTERISTICS II ($T_A=0$ to 70°C , $V_{DD}=3.3\pm 0.3V$ ^{Note5}, $V_{SS}=0V$)

Parameter	Symbol	Test Condition	Speed		Unit	Note	
			-H	-S			
Operating Current	IDD1	Burst length=1, One bank active $t_{RC} \geq t_{RC}(\text{min})$, $I_{OL}=0\text{mA}$	110	90	mA	1	
Precharge Standby Current in Power Down Mode	IDD2P	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \text{min}$	2		mA		
	IDD2PS	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \infty$	1		mA		
Precharge Standby Current in Non Power Down Mode	IDD2N	$\text{CKE} \geq V_{IH}(\text{min})$, $\overline{\text{CS}} \geq V_{IH}(\text{min})$, $t_{CK} = \text{min}$ Input signals are changed one time during 2clks. All other pins $\geq V_{DD}-0.2V$ or $\leq 0.2V$	50		mA		
	IDD2NS	$\text{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \infty$ Input signals are stable.	12		mA		
Active Standby Current in Power Down Mode	IDD3P	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \text{min}$	7		mA		
	IDD3PS	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \infty$	5		mA		
Active Standby Current in Non Power Down Mode	IDD3N	$\text{CKE} \geq V_{IH}(\text{min})$, $\overline{\text{CS}} \geq V_{IH}(\text{min})$, $t_{CK} = \text{min}$ Input signals are changed one time during 2clks. All other pins $\geq V_{DD}-0.2V$ or $\leq 0.2V$	50		mA		
	IDD3NS	$\text{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \infty$ Input signals are stable.	20		mA		
Burst Mode Operating Current	IDD4	$t_{CK} \geq t_{CK}(\text{min})$, $I_{OL}=0\text{mA}$ All banks active	CL=3	150	100	mA	1
			CL=2	100		mA	
Auto Refresh Current	IDD5	$t_{RRC} \geq t_{RRC}(\text{min})$, All banks active	100		mA	2	
Self Refresh Current	IDD6	$\text{CKE} \leq 0.2V$	1		mA		

Note :

- 1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open
- 2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II

AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Parameter	Symbol	-H		-S		Unit	Note	
		Min	Max	Min	Max			
System clock cycle time	CAS Latency = 3	tCK3	7.5	1000	10	1000	ns	
	CAS Latency = 2	tCK2	10		10		ns	
Clock high pulse width	tCHW	3	-	3	-	ns	1	
Clock low pulse width	tCLW	3	-	3	-	ns	1	
Access time from clock	CAS Latency = 3	tAC3		6		6	ns	2
	CAS Latency = 2	tAC2		8	-	8	ns	
Data-out hold time	tOH	2.5	-	2.5	-	ns		
Data-Input setup time	tDS	2	-	2	-	ns	1	
Data-Input hold time	tDH	1	-	1	-	ns	1	
Address setup time	tAS	2	-	2	-	ns	1	
Address hold time	tAH	1	-	1	-	ns	1	
CKE setup time	tCKS	2	-	2	-	ns	1	
CKE hold time	tCKH	1	-	1	-	ns	1	
Command setup time	tCS	2	-	2	-	ns	1	
Command hold time	tCH	1	-	1	-	ns	1	
CLK to data output in low Z-time	tOLZ	1.5	-	1	-	ns		
CLK to data output in high Z-time	CAS Latency = 3	tOHZ3		5.4		6	ns	
	CAS Latency = 2	tOHZ2			ns			

Note :

1. Assume tR / tF (input rise and fall time) is 1ns
2. Access times to be measured with input signals of 1v/ns edge rate

AC CHARACTERISTICS I

Parameter		Symbol	-H		-S		Unit	Note
			Min	Max	Min	Max		
RAS Cycle Time	Operation	tRC	65	-	70	-	ns	
	Auto Refresh	tRRC	65	-	70	-	ns	
RAS toCAS Delay		tRCD	20	-	20	-	ns	
RAS Active Time		tRAS	45	120K	50	120K	ns	
RAS Precharge Time		tRP	20	-	20	-	ns	
RAS toRAS Bank Active Delay		tRRD	15	-	20	-	ns	
CAS toCAS Delay		tCCD	1	-	1	-	CLK	
Write Command to Data-In Delay		tWTL	0	-	0	-	CLK	
Data-In to Precharge Command		tDPL	1	-	1	-	CLK	
Data-In to Active Command		tDAL	4	-	3	-	CLK	
DQM to Data-Out Hi-Z		tDQZ	2	-	2	-	CLK	
DQM to Data-In Mask		tDQM	0	-	0	-	CLK	
MRS to New Command		tMRD	1	-	1	-	CLK	
Precharge to Data Output Hi-Z	CAS Latency = 3	tPROZ3	3	-	3	-	CLK	
	CAS Latency = 2	tPROZ2	2	-	2	-	CLK	
Power Down Exit Time		tPDE	1	-	1	-	CLK	
Self Refresh Exit Time		tSRE	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	ms	

Note :

1. A new command can be given tRRC after self refresh exit

DEVICE OPERATING OPTION TABLE
HY5V16CF-H

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.5ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.5ns
100MHz(10ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.5ns

HY5V16CF-S

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	3CLKs	2CLKs	5CLKs	8CLKs	3CLKs	6ns	2.5ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	3ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	3ns

COMMAND TRUTH TABLE

Command	CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	ADDR	A10/ AP	BA	Note
Mode Register Set	H	X	L	L	L	L	X	OP code			
No Operation	H	X	H	X	X	X	X	X			
			L	H	H	H					
Bank Active	H	X	L	L	H	H	X	RA		V	
Read	H	X	L	H	L	H	X	CA	L	V	
Read with Autoprecharge									H		
Write	H	X	L	H	L	L	X	CA	L	V	
Write with Autoprecharge									H		
Precharge All Banks	H	X	L	L	H	L	X	X	H	X	
Precharge selected Bank									L	V	
Burst Stop	H	X	L	H	H	L	X	X			
DQM	H	X					V	X			
Auto Refresh	H	H	L	L	L	H	X	X			
Self Refresh ¹	Entry	H	L	L	L	L	H	X	X		
	Exit	L	H	H	X	X	X	X			
Precharge power down	Entry	H	L	H	X	X	X	X	X		
	Exit			L	H	H	X				
Clock Suspend	Entry	H	L	H	X	X	X	X	X		
	Exit			L	H	X					

Note :

1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high
2. X = Don't care, H = Logic High, L = Logic Low. BA = Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation

PACKAGE INFORMATION

60 Ball FD-BGA Package

