

Features

- Power supply:
 - +5V for internal logic circuit
 - -5V for LCD driver circuit
- 40 internal LCD drivers available
- Bias voltage: static to 1/5 bias
- LCD driver with serial/parallel conversion function
- Common or segment driver outputs by selection

Applications

- Electrical dictionaries
- Portable computers
- Remote controllers
- Calculators


General Description

The HT1603 is an LCD driver LSI with 40 output channels using the CMOS technology. It is equipped with two sets of 20-bit bidirectional shift registers, 20-bit data latches, 20-bit LCD drivers, and logic control circuits. The chip can convert serial data received from an LCD controller into parallel data and supply LCD driving waveforms to the LCD panel.


ing waveforms to the LCD panel.

The HT1603 is designed for use in general purpose LCD drivers. It can drive not only a static drive LCD but also a dynamic drive LCD. The chip can be applied to a common driver or a segment driver.

Block Diagram



Pad Coordinates



Chip size: 160 × 159 (mil)²

* The IC substrate should be connected to VDD in the PCB layout artwork.

Unit: mil

Pad No.	X	Y	Pad No.	X	Y	Pad No.	X	Y
1	-73.8	73.3	21	-33.4	-73.2	41	73.8	13.5
2	-73.8	62.1	22	-22.2	-73.2	42	73.8	21.6
3	-73.8	54.0	23	-10.9	-73.2	43	73.8	29.7
4	-73.8	45.9	24	0.8	-73.2	44	73.8	37.8
5	-73.8	37.8	25	8.2	-73.2	45	73.8	45.9
6	-73.8	29.7	26	18.0	-73.2	46	73.8	54.0
7	-73.8	21.6	27	27.8	-73.2	47	73.8	62.1
8	-73.8	13.5	28	37.8	-73.2	48	73.8	73.2
9	-73.8	5.4	29	47.8	-73.2	49	61.2	73.2
10	-73.8	-2.7	30	57.7	-73.2	50	51.3	73.2
11	-73.8	-10.8	31	73.8	-73.2	51	42.0	73.2
12	-73.8	-18.9	32	73.8	-59.4	52	30.1	73.2
13	-73.8	-27.0	33	73.8	-51.3	53	20.9	73.2
14	-73.8	-35.1	34	73.8	-43.2	54	12.8	73.2
15	-73.8	-43.2	35	73.8	-35.1	55	1.3	73.2
16	-73.8	-51.3	36	73.8	-27.0	56	-6.8	73.2
17	-73.8	-59.4	37	73.8	-18.9	57	-18.5	73.2
18	-73.8	-73.2	38	73.8	-10.8	58	-33.7	73.2
19	-51.0	-73.2	39	73.8	-2.7	59	-52.7	73.2
20	-42.0	-73.2	40	73.8	5.4			

Pad Description

Pad No.	Pad Name	I/O	Note	Description
1~9	Y28~Y20	O		LCD driver outputs for channel 2
10~23	Y19~Y6	O		LCD driver outputs for channel 1
24	VDD			Power supply (positive)
25~30	Y5~Y0	O		LCD driver outputs for channel 1
31	VEE			LCD power supply
32	CLK1	I	Note1	Latch signal for channel 1 on the falling edge CLK1 is used for channel 2 when MODE is set to VSS.
33	CLK2	I	Note1	Shift signal for channel 1 on the falling edge CLK2 is used for channel 2 when MODE is set to VSS.
34	VSS			Power supply (ground)
35	DL1	I/O		Data input/output of channel 1 shift register
36	DR1	I/O		Data input/output of channel 1 shift register
37	DL2	I/O		Data input/output of channel 2 shift register
38	DR2	I/O		Data input/output of channel 2 shift register
39	ALT	I		Alternate signal input for LCD driving waveforms
40	SHF1	I	Note 2	Shift direction selection of channel 1 shift register
41	SHF2	I	Note 2	Shift direction selection of channel 2 shift register
42	MODE	I	Note 3	Mode select signal of channel 2
43, 44	V1, V2	I		LCD bias supply voltage for channel 1 and channel 2
45, 46	V3, V4	I		LCD bias supply voltage for channel 1
47, 48	V5, V6	I		LCD bias supply voltage for channel 2
49~59	Y39~Y29	O		LCD driver outputs for channel 2

Note1: The relationship of the data on clock falling or rising edge is as shown:

MODE= L (VSS)

		Channel 1	Channel 2
CLK1		—	—
		Latch data	Latch data
CLK2		—	—
		Shift data	Shift data

MODE= H (VDD)

		Channel 1	Channel 2
CLK1		—	Shift data
		Latch data	—
CLK2		—	Latch data
		Shift data	—

Note2 : Shift direction of channels 1 and 2.

Shift Direction of Channel 1 (Channel 2)		
SHF1 (SHF2)	DL1 (DL2)	DR1 (DR2)
H	OUT	IN
L	IN	OUT

Note 3 :

MODE	Channel 2		ALT Polarity	Purpose
	Latch Data	Shift Data		
H	CLK2 	CLK1 	$\overline{ALT}$	for Common drive
L	CLK1 	CLK2 	ALT	for Segment drive

The output levels of channels 1 and 2 are decided by the combination of MODE, ALT and latched data. Refer to the following table:

MODE	Latched Data	ALT	Channel 1 (Y0~Y19)	Channel 2 (Y20~Y39)
H (VDD)	H	H	V1	V2
		L	V2	V1
	L	H	V3	V6
		L	V4	V5
L (VSS)	H	H	V1	V1
		L	V2	V2
	L	H	V3	V5
		L	V4	V6

Absolute Maximum Ratings*

Supply Voltage -0.3V to 7V Storage Temperature -50°C to 125°C
 Input Voltage $V_{SS}-0.3V$ to $V_{DD}+0.3V$ Operating Temperature -20°C to 70°C

*Note: These are stress ratings only. Stresses exceeding the range specified under “Absolute Maximum Ratings” may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics
 $T_a=25^{\circ}C$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
V_{DD}	Operating Voltage	—	—	4.5	—	5.5	V
I_{DD}	Operating Current	5V	No load	—	100	300	μA
I_{STB}	Standby Current	5V	—	—	1	5	μA
F_{CLK2}	Data Shift Frequency	5V	—	—	—	400	kHz
tw_{CLK}	Clock Pulse Width	5V	—	800	—	—	ns
V_{IL}	“L” Input Voltage	5V	—	—	—	1	V
V_{IH}	“H” Input Voltage	5V	—	4	—	—	V
V_{OL}	“L” Output Voltage	5V	$I_{OL}=+0.4mA$	—	—	0.4	V
V_{OH}	“H” Output Voltage	5V	$I_{OH}=-0.4mA$	4.6	—	—	V
V_{LCD}	LCD Driving Voltage	5V	$V_{DD}-V_{EE}$	5	—	12	V

Both channels 1 and 2 used as segment drivers (MODE=L)

The diagram shows the pin connections for the HT1603 LCD driver. The LCD CONTROLLER is connected to the HT1603 via DO, CLK1, ALT, CLK2, and FRAME pins. The HT1603 has pins for Y0~Y39, DR2, DL1, DL2, DR1, MODE, SHF1, SHF2, and V2-V7. The V2-V7 pins are connected to a common ground through resistors.


Both channels 1 and 2 used as common drivers (MODE=L)

The diagram shows the connection between an LCD Controller and an HT1603 LCD driver. The LCD Controller has pins FRAME, CLK1, ALT, CLK2, and DO. The HT1603 has pins DL1, CLK2, ALT, CLK1, V2, V5, V4, V3, V6, V1, DR2, DL2, DR1, MODE, SHF1, SHF2, and an output Y0 ~ Y39 to the LCD Segment. Power pins V2, V5, V4, V3, V6, and V1 are connected to a common ground.

14th May '98

Channel 1 is used as a segment driver and channel 2 as a common driver (MODE=H)


When channel 2 is used as a common driver, MODE is connected to VDD. Channel 2 will shift data on the rising edge of CLK1 and shift latch data on the rising edge of CLK2.



Static driver


When the HT1603 is used as a static driver, data is transferred on the falling edge of CLK2 and latched on the falling edge of CLK1. The frequency of CLK1 becomes the frame frequency of the LCD driver. The frequency of ALT should be twice the frequency of CLK1. ALT has to be synchronized on the falling edge of CLK1.

The power supply for the LCD driver is used by shortening V1, V4 and V6 or V2, V3 and V5. One of the LCD output terminals can be used as a common output. The application circuit connections are as shown:




Timing Diagram

Segment data waveform (1/8 duty)



Common data waveform (a typical waveform of channel 2 as a **COMMON driver, 1/8 duty)**





Application Circuit