# •MYUNDAI

# GM72V28841AT/ALT 4Banks x 4M x 8Bit Synchronous DRAM

#### **Description**

The GM72V28841AT/ALT is a synchronous dynamic random access memory comprised of 134,217,728 memory cells and logic including input and output circuits operating synchronously by referring to the positive edge of the externally provided Clock.

The GM72V28841AT/ALT provides four banks of 4,194,304 word by 8 bit to realize high bandwidth with the Clock frequency up to 133 Mhz.

#### **Features**

- \* PC133/PC100/PC66 Compatible
- -75(133MHz)/-8(125MHz)
- -7K(PC100,2-2-2)/-7J(PC100,3-2-2)
- -10K(PC66)
- \* 3.3V single Power supply
- \* LVTTL interface
- \* Max Clock frequency 100/125/133 MHz
- \* 4,096 refresh cycle per 64 ms
- \* Two kinds of refresh operation Auto refresh/ Self refresh
- \* Programmable burst access capability;
- Sequence: Sequential / Interleave
- Length :1/2/4/8/FP
- \* Programmable CAS latency: 2/3
- \* 4 Banks can operate independently or simultaneously
- \* Burst read/burst write or burst read/single write operation capability
- \* Input and output masking by DQM input
- \* One Clock of back to back read or write command interval
- \* Synchronous Power down and Clock suspend capability with one Clock latency for both entry and exit
- \* JEDEC Standard 54Pin 400mil TSOP II Package

### Pin Configuration

Г		٦
VCC 1	_	54 VSS
$\mathbf{DQ0}$ 2		53 <b>DQ7</b>
VCCQ 3	•	52 VSSQ
NC 4		51 NC
<b>DQ1</b> 5		50 <b>DQ6</b>
VSSQ 6		49 VCCQ
NC 7		48 NC
DQ2 8		47 <b>DQ5</b>
VCCQ 9		46 VSSQ
NC 10		45 NC
<b>DQ3</b> 11		44 <b>DQ4</b>
VSSQ 12	JEDEC STANDARD	43 VCCQ
NC 13	400 mil 54 PIN TSOP II	42 NC
VCC 14	400 11111 34 1111 1301 11	41 <b>VSS</b>
NC 15	(TOP VIEW)	40 NC
/WE 16	(101 11=11)	39 <b>DQM</b>
/CAS 17		38 CLK
/ <b>RAS</b> 18		37 CKE
/CS 19		36 NC
BA0/A13 20		35 A11
BA1/A12 21		34 A9
A10,AP 22		33 A8
A0 23		32 A7
A1 24		31 A6
A2 25		30 A5
A3 26		29 <b>A4</b>
VCC 27		$^{28}$ VSS
		1

#### Pin Name


CI II	CI. I
CLK	Clock
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A0~A9,A11	Address input
A10 / AP	Address input or Auto Precharge
BA0/A13	Bank select
~BA1/A12	
DQ0~DQ7	Data input / Data output
DQM	Data input / output Mask
VCCQ	Vcc for DQ
VSSQ	Vss for DQ
VCC	Power for internal circuit
VSS	Ground for internal circuit
NC	No Connection

This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied.

Rev. 1.0/Dec.99



### **Block Diagram**





## **Pin Description**

Pin Name	DESCRIPTION
CLK (input pin)	CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.
CKE (input pin)	This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down and clock suspend modes.
CS (input pin)	When $\overline{CS}$ is Low, the command input cycle becomes valid. When $\overline{CS}$ is high, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.
RAS, CAS, and WE (input pins)	Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.
A0 ~ A11 (input pins)	Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. Column address(AY0 to AY9; GM72V28841AT/ALT) is determined by A0 to A9 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BS) is precharged.
A12/A13 (input pin)	A12/A13 are bank select signal (BS). The memory array of the GM72V28841AT/ALT is divided into bank 0, bank 1, bank2 and bank 3. GM72V28841AT/ALT contain 4096-row x 1024-column x 8-bits. If A12 is Low and if A13 is Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and A13 is High, bank 3 is selected.
DQM, DQMU/DQML (input pins)	DQM, DQMU/DQML controls input/output buffers.  Read operation: If DQM, DQMU/DQML is High, The output buffer becomes High-Z. If the DQM, DQMU/DQML is Low, the output buffer becomes Low-Z.  Write operation: If DQM, DQMU/DQML is High, the previous data is held (the new data is not written). If DQM, DQMU/DQML is Low, the data is written.



### Pin Description(Continued)

Pin Name	DESCRIPTION
DQ0 ~ DQ3 (I/O pins)	Data is input and output from these pins. These pins are the same as those of a conventional DRAM.
Vcc and Vccq (power supply pins)	3.3~V is applied. (Vcc is for the internal circuit and Vccq is for the output buffer.)
Vss and Vssq (power supply pins)	Ground is connected. (Vss is for the internal circuit and Vssq is for the output buffer.)
NC	No Connection pins.

## **Command Operation**

### **Command Truth Table**

The synchronous DRAM recognizes the following commands specified by the  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and address pins.

Function	Symbol	Cŀ	Œ	CS	RAS	CAS	WE	A12~	A10	A0~
runction	Symbol	n-1	n	CS	KAS	CAS	WE	A13	AIU	A11
Ignore command	DESL	Н	X	Н	X	X	X	X	X	X
No Operation	NOP	Н	X	L	Н	Н	Н	X	X	X
Burst stop in full page	BST	Н	X	L	Н	Н	L	X	X	X
Column address and read command	READ	Н	X	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	X	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	X	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	X	L	Н	L	L	V	Н	V
Row address strobe and bank active	ACTV	Н	X	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	X	L	L	Н	L	V	L	X
Precharge all banks	PALL	Н	X	L	L	Н	L	X	Н	X
Refresh	REF/SELF	Н	V	L	L	L	Н	X	X	X
Mode register set	MRS	Н	X	L	L	L	L	V	V	V

<sup>\*</sup> Notes : H: Vih, L: Vil, X: Vih or Vil, V: Valid address input

**Ignore command [DESL]:** When this command is set (CS is High), the synchronous DRAM ignores command input at the clock. However, the internal status is held.

**No operation [NOP]:** This command is not an execution command. However, the internal operations continue.

**Burst stop in full page [BST]**: This command stops a full-page burst operation (burst length = full-page(1024:GM72V28841AT/ALT), and is illegal otherwise. Full page burst continues until this command is input. When data input/output is completed for full-page of data, it automatically returns to the start address, and input/output is performed repeatedly.

**Column address strobe and read command** [**READ**]: This command starts a read operation. In addition, the start address of burst read is determined by the column address

(AY0 to AY9:GM72V28841AT/ALT,) and the bank select address (A12/A13). After the read operation, the output buffer becomes High-Z.

**Read with auto-precharge [READ A]:** This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4 or 8. When the burst length is full-page, this command is illegal.

Column address strobe and write command [WRIT]: This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY9; GM72V28841AT/ALT) and the bank select address (A12/A13) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY9; GM72V28841AT/ALT) and the bank select address (A12/A13).

Write with auto-precharge [WRIT A]: This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4 or 8, or after a single write operation. When the burst length is full-page, this command is illegal.

Row address strobe and bank activate [ACTV]: This command activates the bank that is selected by A12/A13(BS) and determines the row address (AX0 to AX11). If A12 is Low and if A13 is Low, bank 0 is activated. If A12 is High and A13 is Low, bank 1 is activated. If A12 is Low and A13 is High, bank 2 is activated. If A12 is High and A13 is High, bank 3 is activated.

**Precharge selected bank [PRE]:** This command starts precharge operation for the bank selected by A12/A13. If A12 is Low and if A13 is Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and A13 is High, bank 3 is selected.

**Precharge all banks [PALL]:** This command starts a precharge operation for all banks.

**Refresh [REF/SELF]:** This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

Mode register set [MRS]: Synchronous DRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A11) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

### **DQM Truth Table**

Function	Symbol	CKE		DQM
runction	Symbol	n-1	n	DQM
Write enable/output enable	ENB	Н	X	L
Write inhibit/output disable	MASK	Н	X	Н

\* Notes: H: Vih, L: Vil, X: Vih or Vil.

Write: IDID is needed. Read: IDOD is needed.

The GM72V28841AT/ALT can mask input/output data by means of DQM.

During reading, the output buffer is set to Low-Z by setting DQM to Low, enabling data output. On the other hand, when DQM is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQM to Low. When DQM is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQM. For details, refer to the DQM control section of the GM72V28841AT/ALT operating instructions.

#### **CKE Truth Table**

Current	Ematica	CF	ΚE	<u></u>	RAS	CAS	WE	Address		
State	Function		n -1	n	CS	KAS	CAS	WE	Address	
Active	Clock suspend mode entry		Н	L	Н	X	X	X	X	
Any	Clock suspend		L	L	X	X	X	X	X	
Clock Suspend	Clock suspend mode exit		L	Н	X	X	X	X	X	
Idle	Auto-refresh (command	REF)	Н	Н	L	L	L	Н	X	
Idle	Self-refresh (	SELF)	Н	L	L	L	L	Н	X	
Idle	Power down		Н	L	L	Н	Н	Н	X	
luie	entry		Н	L	Н	X	X	X	X	
Self refresh	,	SELFX)	L	Н	L	Н	Н	Н	X	
Sen renesn	exit		L	Н	Н	X	X	X	X	
Power down	Power down		L	Н	L	Н	Н	Н	X	
	Exit		L	Н	Н	X	X	X	X	

<sup>\*</sup> Notes: H: Vih, L: Vil, X: Vih or Vil.

Clock suspend mode entry: The synchronous DRAM enters Clock suspend mode from active mode by setting CKE to Low. The Clock suspend mode changes depending on the current status (1 Clock before) as shown below.

**ACTIVE Clock suspend:** This suspend mode ignores inputs after the next Clock by internally maintaining the bank active status.

**READ suspend and READ A suspend:** The data being output is held (and continues to be output).

**WRITE suspend and WRIT A suspend:** In this mode, external signals are not accepted. However, the internal state is held.

**Clock suspend:** During Clock suspend mode, keep the CKE to Low.

**Clock suspend mode exit:** The synchronous DRAM exits from Clock suspend mode by setting CKE to High during the Clock suspend state.

**IDLE:** In this state, all banks are not selected, and completed Precharge operation.

Auto-refresh command[REF]: When this command is input from the IDLE state, the synchronous DRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the synchronous DRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 4,096 times are required to refresh the entire memory. Before executing the autorefresh command, all the banks must be in the IDLE state. In addition, since the Precharge for all banks is automatically performed after autorefresh, no Precharge command is required after auto-refresh.

**Self-refresh entry[SELF]:** When this command is input during the IDLE state, the synchronous DRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.

**Self-refresh exit[SELFX]:** When this command is executed during self-refresh mode, the synchronous DRAM can exit from self-refresh mode. After exiting from self-refresh mode, the synchronous DRAM enters the IDLE state.

**Power down mode entry:** When this command is executed during the IDLE state, the synchronous DRAM enters Power down mode. In Power down mode, Power consumption is suppressed by cutting off the initial input circuit.

**Power down exit:** When this command is executed at the Power down mode, the synchronous DRAM can exit from Power down mode. After exiting from Power down mode, the synchronous DRAM enters the IDLE state.

#### **Function Truth Table**

The following table shows the operations that are performed when each command is issued in each mode of the synchronous DRAM.

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Precharge	Н	X	X	X	X	DESL	Enter IDLE after trp
	L	Н	Н	Н	X	NOP	Enter IDLE after trp
	L	Н	Н	L	X	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	NOP



## **Function Truth Table (Continued)**

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Precharge	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	X	X	X	X	DESL	NOP
	L	Н	Н	Н	X	NOP	NOP
	L	Н	Н	L	X	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Bank and row active
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	X	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set
Row active	Н	X	X	X	X	DESL	NOP
	L	Н	Н	Н	X	NOP	NOP
	L	Н	Н	L	X	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	Begin read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Begin write
	L	L	Н	Н	BA, RA	ACTV	Other bank active *3 ILLEGAL on same bank
	L	L	Н	L	BA, A10	PRE, PALL	Precharge
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL



## **Function Truth Table (Continued)**

Comment					<u> </u>		
Current state	CS	RAS	CAS	WE	Address	Command	Operation
Read	Н	X	X	X	X	DESL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
	L	Н	Н	L	X	BST	Burst stop to full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Continue burst read to CAS latency and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write
	L	L	Н	Н	BA, RA	ACTV	Other bank active *3 ILLEGAL on same bank
	L	L	Н	L	BA, A10	PRE, PALL	Term burst read and Precharge
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with	Н	X	X	X	X	DESL	Continue burst to end and precharge
precharge	L	Н	Н	Н	X	NOP	Continue burst to end and precharge
	L	Н	Н	L	X	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active *3 ILLEGAL on same bank
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

## **Function Truth Table (Continued)**

		1	1	1	ı	I	
Current state	CS	RAS	CAS	WE	Address	Command	Operation
Write	Н	X	X	X	X	DESL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
	L	Н	Н	L	X	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Term burst and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and New write
	L	L	Н	Н	BA, RA	ACTV	Other bank active *3 ILLEGAL on same bank
	L	L	Н	L	BA, A10	PRE, PALL	Term burst write and precharge*2
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write with auto-	Н	X	X	X	X	DESL	Continue burst to end and precharge
precharge	L	Н	Н	Н	X	NOP	Continue burst to end and precharge
	L	Н	Н	L	X	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active *3 ILLEGAL on same bank
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

### **Function Truth Table (Continued)**

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Refresh	Н	X	X	X	X	DESL	Enter IDLE after t <sub>RC</sub>
(auto-refresh)	L	Н	Н	Н	X	NOP	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	L	X	BST	Enter IDLE after t <sub>RC</sub>
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

\* Notes: 1. H: VIH, L: VIL, X: VIH or VIL.

The other combinations are inhibit.

- 2. An interval of trwl is required between the final valid data input and the precharge command.
- 3. If  $t_{RRD}$  is not satisfied, this operation is illegal.
- 4. BA:Bank Address, RA:Row Address, CA:Column Address

#### From [PRECHARGE]

**To [DESL], [NOP] or [BST]:** When these commands are executed, the synchronous DRAM enters the IDLE state after t<sub>RP</sub> has elapsed from the completion of precharge

#### From [IDLE]

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

**To [ACTV]:** The bank specified by the address pins and the ROW address is activated.

**To** [**REF**], [**SELF**]: The synchronous DRAM enters refresh mode (auto-refresh or self-refresh).

**To [MRS]:** The synchronous DRAM enters the mode register set cycle.

#### From [ROW ACTIVE]

**To [DESL], [NOP] or [BST]:** These commands result in no operation.

**To [READ], [READ A]:** A read operation starts. (However, an interval of  $t_{RCD}$  is required.)

**To [WRIT], [WRIT A]:** A write operation starts. (However, an interval of t<sub>RCD</sub> is required.)

**To [ACTV]:** This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands set the synchronous DRAM to precharge mode. (However, an interval of  $t_{RAS}$  is required.)

#### From [READ]

**To [DESL], [NOP]:** These commands continue read operations until the burst operation is completed.

To [BST]: This command stops a full-page burst

**To [READ], [READ A]:** Data output by the previous read command continues to be output. After CAS latency, the data output resulting from the next command will start.

**To [WRIT], [WRIT A]:** These commands stop a burst read, and start a write cycle.

**To [ACTV]:** This command makes other banks bank-active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands stop a burst read, and the synchronous DRAM enters precharge mode.

#### From [READ with AUTO-PRECHARGE]

**To [DESL], [NOP]:** These commands continue read operations until the burst operation is completed, and the synchronous DRAM then enters precharge mode.

**To [ACTV]:** This command makes other banks bank-active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [WRITE]

**To [DESL], [NOP]:** These commands continue write operations until the burst operation is completed.

**To [BST]:** This command stops a full-page burst.

**To [READ], [READ A]:** These commands stop a burst and start a read cycle.

**To** [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

**To [ACTV]:** This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands stop burst write and the synchronous DRAM then enters precharge mode.

#### From [WRITE with AUTO-PRECHARGE]

**To [DESL], [NOP]:** These commands continue write operations until the burst operation is completed, and the synchronous DRAM then enters precharge mode.

**To [ACTV]:** This command makes the other bank active. (However, an interval of t<sub>RC</sub> is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [REFRESH]

**To [DESL], [NOP], [BST]:** After an autorefresh cycle (after  $t_{RC}$ ), the synchronous DRAM automatically enters the Idle state.



### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to Vss	VT	-0.5 to Vcc+0.5 (<= 4.6 (max))	V	1
Supply voltage relative to Vss	Vcc	-0.5 to +4.6	V	1
Short circuit output current	Іоит	50	mA	
Power dissipation	PT	1.0	W	
Operating temperature	Topr	0 to +70	С	
Storage temperature	Tstg	-55 to +125	С	

Notes: 1. Respect to Vss

### **Recommended DC Operating Conditions (Ta = 0 to + 70C)**

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage	Vcc, Vccq	3.0	3.6	V	1
	Vss, Vssq	0	0	V	
Input high voltage	Vih	2.0	Vcc + 0.3	V	1, 2
Input low voltage	Vil	-0.3	0.8	V	1,3

Notes: 1. All voltage referred to Vss.

2. Vih (max) = 5.6V for pulse width  $\leq 3$ ns

3. VIL (min) = -2.0V for pulse width  $\leq 3$ ns

**DC** Characteristics (Ta = 0 to 70C, Vcc, Vccq = 3.3 V + /- 0.3 V, Vss, Vssq= 0 V)

D		C11	- 75	- 8	- 7K	- 7J	- 10K	T T *4	T4	NI-4
Para	ameter	Symbol	Max	Max	Max	Max	Max	Unit	Test conditions	Notes
Ope cu	erating irrent	Iccı	130	120	120	120	110	mA	Burst length= 1 $t_{RC} = min$	1, 2, 3
powe	current in er down	Ісс2Р	2	2	2	2	2	mA	$CKE = V_{IL},$ $t_{CK} = 12 \text{ ns}$	5
	current in er down	Icc2ps	1	1	1	1	1	mA	CKE=VIL,	6
(input sig	gnal stable)		0.4	0.4	0.4	0.4	0.4		tck= Infinity	6,8
non por (CAS L	wer down atency=2)	Icc2n	15	15	15	15	15	mA	$CKE,CS = V_{IH},$ $t_{CK} = 12ns$	4
non po	current in wer down gnal stable)	Icc2ns	15	15	15	15	15	mA	$CKE,CS = V_{IH},$ $t_{CK} = Infinity$	4
	ndby current ver down	Іссзр	5	5	5	5	5	mA	$CKE = V_{IL},$ $t_{CK} = 12 \text{ ns},$ DQ = High-Z	1,2,5
in pow	ndby current ver down gnal stable)	Іссзрѕ	5	5	5	5	5	mA	$CKE = V_{IL},$ $t_{CK} = Infinity$	2,6
	ndby current ower down	ICC3N	30	30	30	30	30	mA	CKE,CS = VIH, $t_{CK} = 12 \text{ ns},$ DQ = High-Z	1,2,4
in non p	ndby current ower down gnal stable)	ICC3NS	30	30	30	30	30	mA	CKE,CS = VIH, tck = Infinity	2,9
Burst operating	( CL= 2 )	Icc4	130	130	130	100	100	mA	tck= min	1,2,3
current	(CL=3)	Icc4	150	140	130	130	130	mA	BL = 4	1,2,3
1	fresh rrent	Icc5	230	230	220	220	190	mA	t <sub>RC</sub> = min	3
Self refr	esh current	Icc6	2	2	2	2	2	mA	VIH >=VCC - 0.2	7
			0.8	0.8	0.8	0.8	0.8		VIL <=0.2V	7,8

Parameter	Crombal	- 75, - 8, - 7]	K, -7J, -10K	Unit	Test conditions	Notes
r at ameter	Symbol	Min	Max	Omi	Test conditions	notes
Input leakage current	Ili	-1	1	uA	0<=Vin<=Vcc	
Output leakage current	Ilo	-1.5	1.5	uA	0<=Vout <=Vcc DQ = disable	
Output high voltage	Vон	2.4	-	V	Iон = -2 mA	
Output low voltage	Vol	-	0.4	V	IoL=2 mA	

Notes: 1. Icc depends on output load condition when the device is selected. Icc (max) is specified at the output open condition.

- 2. One bank operation.
- 3. Addresses are changed once per one cycle.
- 4. Addresses are changed once per two cycles.
- 5. After Power down mode, CLK operating current.
- 6. After Power down mode, no CLK operating current.
- 7. After self refresh mode set, self refresh current.
- 8. L-Version.
- 9. Input signals are VIH or VIL fixed.

#### **Capacitance** (Ta = 25C, Vcc, Vccq = 3.3 V + /- 0.3 V)

Parameter	Symbol	Min.	Max.	Unit	Notes
Input capacitance (CLK)	C11	2.5	4	pF	1, 3, 4
Input capacitance (Signals)	C12	2.5	5	pF	1, 3, 4
Output capacitance (DQ)	Co	4.0	6.5	pF	1, 2, 3, 4

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

- 2. DQM, DQMU/DQML = VIH to disable Dout.
- 3. This parameter is sampled and not 100% tested.
- 4. Measured with 1.4 V bias and 200mV swing at the pin under measurement.

AC Characteristics (Ta = 0 to 70C, Vcc, Vccq = 3.3 V + / - 0.3 V, Vss, Vssq = 0 V)

		<i>a</i>	-	75	-	8	- '	7K	-	7J	- 1	0K	4.	
Paramo	eter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
System clock	(CL=2)	<b>t</b> ck	12	-	12	-	10	-	15	-	15	-		
cycle time	(CL=3)	<b>t</b> ck	7.5	-	8	-	10	-	10	-	10	-	ns	1
CLK high puls	se width	<b>t</b> ckh	2.5	-	3	-	3	-	3	-	3	-	ns	1
CLK low puls	e width	<b>t</b> ckl	2.5	-	3	-	3	-	3	-	3	-	ns	1
Access time	(CL=2)	<b>t</b> ac	-	6	-	6	-	6	-	8	-	9	200	1.2
from CLK	(CL=3)	<b>t</b> ac	-	5.4	-	6	-	6	-	6	-	8	ns	1, 2
Data-out hold	time	tон	2.7	-	3	-	3	-	3	-	3	-	ns	1, 2
CLK to Data-o		<b>t</b> lz	1.5	-	2	-	2	-	2	-	2	-	ns	1, 2, 3
CLK to Data-only high impedance (CL = 2,3)		<b>t</b> HZ	-	5.4	ı	6	ı	6	ı	6	ı	7	ns	1, 4
Data-in setup	time	<b>t</b> ds	1.5	-	2	-	2	-	2	-	2	-	ns	1
Data-in hold ti	ime	<b>t</b> dh	0.8	-	1	-	1	-	1	-	1	-	ns	1
Address setup	time	tas	1.5	-	2	-	2	-	2	-	2	-	ns	1
Address hold	time	<b>t</b> ah	0.8	ı	1	-	1	-	1	-	1	-	ns	1
CKE setup tim	ne	tces	1.5	ı	2	-	2	-	2	-	2	-	ns	1, 5
CKE setup tim power down e		<b>t</b> cesp	1.5	-	2	-	2	-	2	-	2	-	ns	1
CKE hold time	e	<b>t</b> ceh	0.8	ı	1	-	1	-	1	-	1	-	ns	1
Command (CS CAS, WE, DC setup time		<b>t</b> cs	1.5	-	2	-	2	-	2	-	2	-	ns	1
Command (CS CAS, WE, DC hold time		<b>t</b> ch	0.8	-	1	-	1	-	1	-	1	-	ns	1
Ref/Active to command peri	od	<b>t</b> rc	67.5	-	72	-	70	-	70	-	90	-	ns	1
Active to Prec	od	tras	45	120000	48	120000	50	120000	50	120000	60	120000	ns	1
Active comma column comm (same bank)	and	<b>t</b> rcd	20	-	20	-	20	-	20	-	30	-	ns	1
Precharge to a command peri		<b>t</b> rp	20	-	20	-	20	-	20	-	30	-	ns	1

AC Characteristics (Ta = 0 to 70C, Vcc, Vccq = 3.3 V + /-0.3 V, Vss, Vssq = 0 V) (Continued)


Parameter	Symbol	- 75		- 8		- 7K		- 7J		- 10K		TIm:4	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Omt	Notes
Write recovery or data-in to precharge lead time	<b>t</b> rwl	7.5	-	8	-	10	-	10	ı	15	-	ns	1
Active (a) to Active (b) command period	<b>t</b> rrd	15	-	16	-	20	-	20	1	20	-	ns	1
Refresh period	<b>t</b> ref	-	64	-	64	-	64	-	64	-	64	ms	

Notes: 1. AC measurement assumes  $t_T = 1$ ns. Reference level for timing of input signals is 1.40V. If  $t_T$  is longer than 1ns, transition time compensation should be considered.

- 2. Access time is measured at 1.40V. Load condition is CL = 50pF without termination.
- 3. t<sub>LZ</sub> (min)defines the time at which the outputs achieves the low impedance state.
- 4. t<sub>HZ</sub> (max)defines the time at which the outputs achieves the high impedance state.
- 5. tces define CKE setup time to CKE rising edge except Power down exit command.

#### **Test Condition**

- Input and output-timing reference levels: 1.4V
- Input waveform and output load: See following figures





# **Relationship Between Frequency and Minimum Latency**

Parameter			-7	75	-	8	-7	K	-7	7J	-10	)K	
frequency(MHz)		Symbol	133	83	125	83	100	100	100	66	100	66	Notes
tck (ns)			7.5	12	8	12	10	10	10	15	10	15	
Active command to column command (same bank)		$l_{ ext{RCD}}$	3	2	3	2	2	2	2	2	3	2	1
Active command to command (same ba		$l_{ m RC}$	9	6	9	6	7	7	7	6	9	6	$= [l_{RAS} + l_{RP}], 1$
Active command to command (same ba	_	$1_{ m RAS}$	6	4	6	4	5	5	5	4	6	4	1
Precharge comman command (same ba		$\mathbf{l}_{ ext{RP}}$	3	2	3	2	2	2	2	2	3	2	1
Write recovery or l Precharge comman		$\mathbf{l}_{ ext{RWL}}$	1	1	1	1	1	1	1	1	1	1	1
Active command to command (different		$\mathbf{l}_{ ext{RRD}}$	2	2	2	2	2	2	2	2	2	2	1
Self refresh exit tin	ne	lsrex	1	1	1	2	1	1	1	2	2	2	
Last data in to active (Auto Precharge, se		$l_{ ext{APW}}$	4	3	4	3	3	3	3	3	5	3	$= [l_{RWL} \\ + l_{RP}], 1$
Self refresh exit to input		l <sub>sec</sub>	9	6	9	6	7	7	7	6	9	6	$=[l_{\rm RC}]$
Precharge	(CL=2)	$l_{\scriptscriptstyle ext{HZP}}$	-	2	-	2	2	2	-	2	-	2	
command to high impedance	(CL=3)	$1_{ m HZP}$	3	3	3	3	3	3	3	3	3	3	
Last data out to act command (auto Precharge) (s		l <sub>APR</sub>	1	1	1	1	1	1	1	1	1	1	
Last data out to	(CL=2)	$l_{ ext{EP}}$	-	-1	-	-1	- 1	- 1	-	-1	-	-1	
Precharge (early Precharge)	(CL=3)	$l_{ ext{EP}}$	-2	-2	-2	-2	- 2	- 2	- 2	- 2	- 2	- 2	
Column command command	to column	lccd	1	1	1	1	1	1	1	1	1	1	
Write command to latency	data in	$l_{\scriptscriptstyle WCD}$	0	0	0	0	0	0	0	0	0	0	
DQM to data in		$l_{ ext{DID}}$	0	0	0	0	0	0	0	0	0	0	
DQM to data out		$l_{ exttt{DOD}}$	2	2	2	2	2	2	2	2	2	2	
CKE to CLK disab	le	lcle	1	1	1	1	1	1	1	1	1	1	
Register set to activ	ve command	$l_{ m RSA}$	1	1	1	1	1	1	1	1	1	1	
CS to command dis	sable	$l_{ ext{CDD}}$	0	0	0	0	0	0	0	0	0	0	
Power down exit to input	command	1рес	1	1	1	1	1	1	1	1	1	1	



## **Relationship Between Frequency and Minimum Latency**

Parameter frequency(MHz) tck (ns)			-7	-75		- 8		- 7K		- 7J		0 <b>K</b>	
		Symbol	133	83	125	83	100	100	100	66	100	66	Notes
			7.5	12	8	12	10	10	10	15	10	15	
Burst stop to	(CL=2)	$l_{\scriptscriptstyle \mathrm{BSR}}$	-	1	ı	1	1	1	ı	1	ı	1	
output valid data hold	(CL=3)	$l_{\scriptscriptstyle \mathrm{BSR}}$	2	2	2	2	2	2	2	2	2	2	
Burst stop to output high impedance	(CL=2)	$l_{\scriptscriptstyle \mathrm{BSH}}$	-	2	-	2	2	2	ı	2	-	2	
	(CL=3)	$l_{\scriptscriptstyle \mathrm{BSH}}$	3	3	3	3	3	3	3	3	3	3	
Burst stop to write	data ignore	$l_{ m BSW}$	0	0	0	0	0	0	0	0	0	0	

Notes : 1.  $l_{\text{RCD}}$  to  $l_{\text{RRD}}$  are recommended value.



### **Package Dimensions**

### GM72V28841AT/ALT Series (TTP-54D)

