

NEC

MOS INTEGRATED CIRCUIT

μ PD4264805, 4265805

64 M-BIT DYNAMIC RAM

8 M-WORD BY 8-BIT, HYPER PAGE MODE

Description

The μ PD4264805, 4265805 are 8,388,608 words by 8 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of page mode and is useful for the read operation.

The μ PD4264805, 4265805 are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V $\pm$ 0.3V power supply
- 8,388,608 words by 8 bits organization

Part number	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μ PD4264805-A50, 4265805-A50	50 ns	84 ns	20 ns
μ PD4264805-A60, 4265805-A60	60 ns	104 ns	25 ns
μ PD4264805-A70, 4265805-A70	70 ns	124 ns	30 ns

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
μ PD4264805	A0-A12	A0-A9	$\overline{\text{RAS}}$ only refresh, Normal Read / Write	8,192 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms
μ PD4265805	A0-A11	A0-A10	$\overline{\text{RAS}}$ only refresh, Normal Read / Write	4,096 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD4264805G5-A50	50 ns	32-pin Plastic TSOP(II) (400 mil)	CAS before RAS refresh RAS only refresh Hidden refresh
μPD4264805G5-A60	60 ns		
μPD4264805G5-A70	70 ns		
μPD4265805G5-A50	50 ns		
μPD4265805G5-A60	60 ns		
μPD4265805G5-A70	70 ns		
μPD4264805LE-A50	50 ns	32-pin Plastic SOJ (400 mil)	
μPD4264805LE-A60	60 ns		
μPD4264805LE-A70	70 ns		
μPD4265805LE-A50	50 ns		
μPD4265805LE-A60	60 ns		
μPD4265805LE-A70	70 ns		


■ 6427525 0090869 390 ■

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12...μPD4264805
NC ... μPD4265805

A0 to A12 : Address Inputs
I/O1 to I/O8 : Data Inputs/Outputs
RAS : Row Address Strobe
CAS : Column Address Strobe
WE : Write Enable
OE : Output Enable
Vcc : Power Supply
GND : Ground
NC : No Connection

6427525 0090870 002

Input/Output Pin Functions

The μPD4264805, 4265805 have input pins $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$, Address^{Note 1} and input/output pins I/O1 to I/O8.

Pin name	Input/ Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to AX ^{Note 1} (Address inputs)		Address bus. Input total 23-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$. Then, switch the address bus to column address and activate $\overline{CAS}$. Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$.
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$.
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{OE}$. If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/ Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

Note1.

Part number	Address inputs	Upper bits	Lower bits
μPD4264805	A0-A12	13	10
μPD4265805	A0-A11	12	11

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next $\overline{CAS}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{CAS}$ cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{CAS}$ cycle time becomes shorter.

Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)

$\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active

t_{ORC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.

t_{ORR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Ambient Temperature	T_A		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Operating Ambient Temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

■ 6427525 0090874 758 ■

DC Characteristics (Recommended Operating Conditions unless otherwise noted)
[μPD4264805]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	RAS, CAS Cycling				
		trc = trc(MIN.)		105	mA	1,2,3
		I _O = 0 mA		95		
Standby current	I _{CC2}	RAS, CAS ≥ V _{IH} (MIN.)		1.0	mA	
		I _O = 0 mA		0.5		
		RAS, CAS ≥ V _{CC} - 0.2 V				
RAS only refresh current	I _{CC3}	RAS Cycling				
		CAS ≥ V _{IH} (MIN.)		105	mA	1,2,3,4
		trc = trc(MIN.) I _O = 0 mA		95		
Operating current (Hyper page mode)	I _{CC4}	RAS ≤ V _{IL} (MAX.)		105	mA	1,2,5
		CAS Cycling		95		
		tHPC = tHPC (MIN.) I _O = 0 mA		85		
CAS before RAS refresh current	I _{CC5}	RAS Cycling		135	mA	1,2
		trc = trc(MIN.)		115		
		I _O = 0 mA		105		
Input leakage current	I _I (L)	V _I = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current	I _O (L)	V _O = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	V _{OH}	I _O = -2.0 mA	2.4		V	
Low level output voltage	V _{OL}	I _O = +2.0 mA		0.4	V	

6427525 0090875 694

[μPD4265805]


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling				
		trc = trc(MIN.)		135	mA	1,2,3
		Io = 0 mA		115		
Standby current	Icc2	RAS, CAS ≥ VIH(MIN.)		1.0	mA	
		RAS, CAS ≥ Vcc - 0.2 V		0.5		
RAS only refresh current	Icc3	RAS Cycling		135	mA	1,2,3,4
		CAS ≥ VIH(MIN.)		115		
		trc = trc(MIN.) Io = 0 mA		105		
Operating current (Hyper page mode)	Icc4	RAS ≤ VIL(MAX.)		105	mA	1,2,5
		CAS Cycling		95		
		thpc = thpc(MIN.) Io = 0 mA		85		
CAS before RAS refresh current	Icc5	RAS Cycling		135	mA	1,2
		trc = trc(MIN.)		115		
		Io = 0 mA		105		
Input leakage current	II(L)	Vi = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current	Io(L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	VoH	Io = -2.0 mA	2.4		V	
Low level output voltage	VoL	Io = +2.0 mA		0.4	V	

- Notes**
1. Icc1, Icc3, Icc4 and Icc5 depend on cycle rates (trc and thpc).
 2. Specified values are obtained with outputs unloaded.
 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$ and $\text{CAS} \geq V_{IH(\text{MIN.})}$.
 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	84	—	104	—	124	—	ns	
$\overline{RAS}$ Precharge Time	t _{RP}	30	—	40	—	50	—	ns	
$\overline{CAS}$ Precharge Time	t _{CPN}	7	—	10	—	10	—	ns	
$\overline{RAS}$ Pulse Width	t _{RA5}	50	10 000	60	10 000	70	10 000	ns	
$\overline{CAS}$ Pulse Width	t _{CAS}	7	10 000	10	10 000	12	10 000	ns	
$\overline{RAS}$ Hold Time	t _{RSH}	10	—	10	—	12	—	ns	
$\overline{CAS}$ Hold Time	t _{CSH}	38	—	40	—	50	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	t _{RCD}	11	37	14	45	14	52	ns	1
$\overline{RAS}$ to Column Address Delay Time	t _{RAD}	9	25	12	30	12	35	ns	1
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	t _{CRP}	5	—	5	—	5	—	ns	2
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	7	—	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	7	—	10	—	12	—	ns	
$\overline{OE}$ Lead Time Referenced to $\overline{RAS}$	t _{OES}	0	—	0	—	0	—	ns	
$\overline{CAS}$ to Data Setup Time	t _{CLZ}	0	—	0	—	0	—	ns	
$\overline{OE}$ to Data Setup Time	t _{OLZ}	0	—	0	—	0	—	ns	
$\overline{OE}$ to Data Delay Time	t _{OED}	10	—	13	—	15	—	ns	
Transition Time (Rise and Fall)	t _T	1	50	1	50	1	50	ns	
Refresh Time	t _{REF}	—	64	—	64	—	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD(MAX.) and trCD(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD(MAX.)}$ and $\text{trCD} \geq \text{trCD(MAX.)}$ will not cause any operation problems.

2. tCRP(MIN.) requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

Parameter	Symbol	$\text{trAC} = 50 \text{ ns}$		$\text{trAC} = 60 \text{ ns}$		$\text{trAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	trAC	—	50	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	tCAC	—	13	—	15	—	18	ns	1
Access Time from Column Address	tAA	—	25	—	30	—	35	ns	1
Access Time from $\overline{\text{OE}}$	tOEA	—	13	—	15	—	18	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	25	—	30	—	35	—	ns	
Read Command Setup Time	trCS	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0	—	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0	—	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	tOEZ	0	10	0	13	0	15	ns	3
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	tCHO	5	—	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD(MAX.) and trCD(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD(MAX.)}$ and $\text{trCD} \geq \text{trCD(MAX.)}$ will not cause any operation problems;

2. Either trCH(MIN.) or trRH(MIN.) should be met in read cycles.

3. tOEZ(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to VOH or VOL .

■ 6427525 0090878 3T3 ■

Write Cycle

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	7	—	10	—	10	—	ns	1
$\overline{WE}$ Pulse Width	twp	7	—	10	—	10	—	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	trwl	10	—	10	—	12	—	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tcwl	7	—	10	—	12	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	0	—	ns	2
$\overline{OE}$ Hold Time	toeh	0	—	0	—	0	—	ns	
Data-in Setup Time	tds	0	—	0	—	0	—	ns	3
Data-in Hold Time	tdh	7	—	10	—	10	—	ns	3

- Notes**
1. twp(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch(MIN.) should be met.
 2. If twcs $\geq$ twcs(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. tds(MIN.) and tdh(MIN.) are referenced to the $\overline{CAS}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{WE}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	107	—	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	trwd	64	—	77	—	89	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	tcwd	27	—	32	—	37	—	ns	1
Column Address to $\overline{WE}$ Delay Time	tawd	39	—	47	—	54	—	ns	1

- Note 1.** If twcs $\geq$ twcs(MIN.) the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd $\geq$ trwd(MIN.), tcwd $\geq$ tcwd(MIN.), tawd $\geq$ tawd(MIN.), and tcpwd $\geq$ tcpwd(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

6427525 0090879 23T

Hyper Page Mode

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{HPC}	20	—	25	—	30	—	ns	1
RAS Pulse Width	t _{RASP}	50	125 000	60	125 000	70	125 000	ns	
CAS Pulse Width	t _{HCAS}	7	10 000	10	10 000	12	10 000	ns	
CAS Precharge Time	t _{CP}	7	—	10	—	10	—	ns	
Access Time from CAS Precharge	t _{ACP}	—	30	—	35	—	40	ns	
CAS Precharge to WE Delay Time	t _{CPWD}	41	—	52	—	59	—	ns	2
RAS Hold Time from CAS Precharge	t _{RHCP}	30	—	35	—	40	—	ns	
Read Modify Write Cycle Time	t _{HPRWC}	52	—	66	—	75	—	ns	
Data Output Hold Time	t _{DHC}	5	—	5	—	5	—	ns	
OE to CAS Hold Time	t _{OCH}	5	—	5	—	5	—	ns	
OE Precharge Time	t _{OEP}	5	—	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	t _{WEZ}	0	10	0	13	0	15	ns	3,4
WE Pulse Width	t _{WPZ}	7	—	10	—	10	—	ns	4
Output Buffer Turn-off Delay from RAS	t _{OFR}	0	10	0	13	0	15	ns	3,4
Output Buffer Turn-off Delay from CAS	t _{OFC}	0	10	0	13	0	15	ns	3,4

- Notes**
1. t_{HPC}(MIN.) is applied to access time from $\overline{\text{CAS}}$
 2. If t_{WCS} ≥ t_{WCS}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD}(MIN.), t_{CWD} ≥ t_{CWD}(MIN.), t_{AWD} ≥ t_{AWD}(MIN.), and t_{CPWD} ≥ t_{CPWD}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 3. t_{OFC}(MAX.), t_{OFR}(MAX.) and t_{WEZ}(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: Inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met... t_{WEZ}, t_{WPZ} are effective.


6427525 0090880 T51

Refresh Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t _{CSR}	5	—	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t _{CHR}	10	—	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t _{RPC}	5	—	5	—	5	—	ns	
WE Setup Time	t _{WSR}	10	—	10	—	10	—	ns	
WE Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	—	15	—	15	—	ns	


■ 6427525 0090881 998 ■

Read Cycle



6427525 0090882 824


Early Write Cycle



Remark $\overline{\text{OE}}$: Don't care

6427525 0090883 760

Late Write Cycle



The timing diagram illustrates the relationship between several digital signals and their associated delays:

- RAS**: Row Address Strobe. Parameters include t_{RAS} , t_{RWC} , t_{RP} , t_{CRP} , t_{RCD} , t_{RSH} , and t_{CPN} .
- CAS**: Column Address Strobe. Parameters include t_{CSH} , t_{CAS} , and t_{CPN} .
- Address**: Split into Row and Column address phases. Parameters include t_{RAD} , t_{RAH} , t_{ASC} , t_{CAH} , t_{AWD} , t_{AWL} , t_{CWD} , t_{CWL} , t_{BVP} , and t_{ACS} .
- WE**: Write Enable. Parameters include t_{OEA} and t_{OEH} .
- OE**: Output Enable. Parameters include t_{OEA} , t_{TRAC} , t_{AA} , t_{CAC} , t_{OD} , t_{DS} , and t_{DH} .
- I/O**: Data bus signal. The "Data in" period is shown during active output.
- Vol**: Output Voltage Level. Shows transitions from Hi-Z to Data out and back to Hi-Z. Parameters include t_{OLZ} , t_{CLZ} , and t_{OEZ} .

[illegible]

Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The diagram illustrates the timing relationships for the 64K1602 LCD controller. It shows the signals RAS, CAS, Address, WE, OE, and I/O with their respective timing parameters. The signals are shown as waveforms, and the timing parameters are indicated by arrows and labels.

Signals and Timing Parameters:


- RAS:** t_{RASP} (RAS pulse width), t_{RACP} (RAS to Address setup), t_{AP} (Address to RAS delay).
- CAS:** t_{CRP} (CAS to RAS delay), t_{RCD} (RAS to CAS delay), t_{CASH} (CAS to Address setup), t_{HCAS} (High to CAS delay), t_{RSH} (RAS to High delay), t_{HCAS} (High to CAS delay), t_{CPN} (CAS to Pull-up delay).
- Address:** t_{ASR} (Address to RAS delay), t_{RAH} (Ras to Address high delay), t_{ASC} (Address to CAS delay), t_{CAH} (CAS to Address high delay), t_{ASC} (Address to CAS delay), t_{CAH} (CAS to Address high delay), t_{RAL} (Ras to Address low delay), t_{ASC} (Address to CAS delay), t_{CAH} (CAS to Address high delay).
- WE:** t_{RCH} (Ras to WE delay), t_{RHH} (Ras to WE high delay), t_{WVZ} (WE to Hi-Z delay), t_{CH} (WE to Hi-Z delay), t_{OE} (WE to OE delay), t_{OLZ} (WE to OE low delay).
- OE:** t_{OFR} (OE to RAS delay), t_{OFC} (OE to CAS delay), t_{OEZ} (OE to Hi-Z delay).
- I/O:** t_{RAC} (Ras to Address delay), t_{AA} (Address to Address delay), t_{CAC} (CAS to Address delay), t_{CLZ} (CAS to Hi-Z delay), t_{OFR} (OE to RAS delay), t_{OFC} (OE to CAS delay), t_{OEZ} (OE to Hi-Z delay).

6427525 0090887 306

[illegible]

Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Early Write Cycle



Remarks 1. $\overline{\text{OE}}$: Don't care

2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]


Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

[illegible]


6427525 0090892 773

CAS Before RAS Refresh Cycle



Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z


RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

6427525 0090893 60T

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)





Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)



detail of lead end



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.78±0.2	0.463±0.008
I	10.18±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

832G5-50-7J02

6427525 0090896 319

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 ^{+0.004} _{-0.005}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}