

NEC**MOS INTEGRATED CIRCUIT** **μ PD4264805, 4265805****64 M-BIT DYNAMIC RAM
8 M-WORD BY 8-BIT, HYPER PAGE MODE****Description**

The μ PD4264805, 4265805 are 8,388,608 words by 8 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of page mode and is useful for the read operation.

The μ PD4264805, 4265805 are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V \pm 0.3V power supply
- 8,388,608 words by 8 bits organization

Part number	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μ PD4264805-A50, 4265805-A50	50 ns	84 ns	20 ns
μ PD4264805-A60, 4265805-A60	60 ns	104 ns	25 ns
μ PD4264805-A70, 4265805-A70	70 ns	124 ns	30 ns

• CAS before RAS refresh, RAS only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
μ PD4264805	A0-A12	A0-A9	RAS only refresh, Normal Read / Write	8,192 cycles/64 ms
			CAS before RAS refresh, Hidden refresh	4,096 cycles/64 ms
μ PD4265805	A0-A11	A0-A10	RAS only refresh, Normal Read / Write	4,096 cycles/64 ms
			CAS before RAS refresh, Hidden refresh	

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μ PD4264805G5-A50	50 ns	32-pin Plastic TSOP(II) (400 mil)	<u>CAS before RAS refresh</u> <u>RAS only refresh</u> <u>Hidden refresh</u>
μ PD4264805G5-A60	60 ns		
μ PD4264805G5-A70	70 ns		
μ PD4265805G5-A50	50 ns		
μ PD4265805G5-A60	60 ns		
μ PD4265805G5-A70	70 ns		
μ PD4264805LE-A50	50 ns		
μ PD4264805LE-A60	60 ns		
μ PD4264805LE-A70	70 ns		
μ PD4265805LE-A50	50 ns		
μ PD4265805LE-A60	60 ns		
μ PD4265805LE-A70	70 ns		


■ 6427525 0090869 390 ■

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12...μPD4264805

NC ... μPD4265805

A0 to A12	: Address Inputs
I/O1 to I/O8	: Data Inputs/Outputs
RAS	: Row Address Strobe
CAS	: Column Address Strobe
WE	: Write Enable
OE	: Output Enable
Vcc	: Power Supply
GND	: Ground
NC	: No Connection

■ 6427525 0090870 002 ■

Input/Output Pin Functions

The μPD4264805, 4265805 have input pins RAS, CAS, WE, OE, Address^{Note 1} and input/output pins I/O1 to I/O8.

Pin name	Input/ Output	Function
<u>RAS</u> (Row address strobe)	Input	<u>RAS</u> activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • <u>CAS</u> before <u>RAS</u> refresh
<u>CAS</u> (Column address strobe)		<u>CAS</u> activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
<u>A0</u> to <u>AX</u> ^{Note 1} (Address inputs)		Address bus. Input total 23-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating <u>RAS</u> . Then, switch the address bus to column address and activate <u>CAS</u> . Each address is taken into the device when <u>RAS</u> and <u>CAS</u> are activated. Therefore, the address input setup time (<u>t_{ASR}</u> , <u>t_{ASC}</u>) and hold time (<u>t_{RAH}</u> , <u>t_{CAH}</u>) are specified for the activation of <u>RAS</u> and <u>CAS</u> .
<u>WE</u> (Write enable)		Write control signal. Write operation is executed by activating <u>RAS</u> , <u>CAS</u> and <u>WE</u> .
<u>OE</u> (Output enable)		Read control signal. Read operation can be executed by activating <u>RAS</u> , <u>CAS</u> and <u>OE</u> . If <u>WE</u> is activated during read operation, <u>OE</u> is to be ineffective in the device. Therefore, read operation cannot be executed.
<u>I/O1</u> to <u>I/O8</u> (Data inputs/outputs)	Input/ Output	8-bit data bus. <u>I/O1</u> to <u>I/O8</u> are used to input/output data.

Note 1.

Part number	Address inputs	Upper bits	Lower bits
μPD4264805	A0-A12	13	10
μPD4265805	A0-A11	12	11

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode is shorter than that in the fast page mode.


In the hyper page mode, due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose tRAC is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode Read Cycle



6427525 0090872 9&5

Cautions when using the hyper page mode

1. **CAS** access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control **RAS**, **CAS**, **WE**, **OE** as follows. The effective specification depends on the state of each signal.
 - (1) Both **RAS** and **CAS** are inactive (at the end of read cycle)
WE: inactive, **OE**: active
t_{RC} is effective when **RAS** is inactivated before **CAS** is inactivated.
t_{RR} is effective when **CAS** is inactivated before **RAS** is inactivated.
 - (2) Both **RAS** and **CAS** are active or either **RAS** or **CAS** is active (in read cycle)
WE, **OE**: inactive t_{OZ} is effective.
 - (3) Both **RAS** and **CAS** are inactive or **RAS** is active and **CAS** is inactive (at the end of read cycle)
WE, **OE**: active and either t_{RH} or t_{CH} must be met t_{WEZ} and t_{WRZ} are effective.
3. In read cycle, the effective specification depends on the state of **CAS** signal when controlling data output with the **OE** signal.
 - (1) **CAS**: inactive, **OE**: active t_{HO} is effective.
 - (2) **CAS**, **OE**: active t_{CH} is effective.

■ 6427525 0090873 811 ■

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μ s(RAS, CAS inactive) and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V _T		-0.5 to +4.6	V
Supply Voltage	V _{CC}		-0.5 to +4.6	V
Output Current	I _O		20	mA
Power Dissipation	P _D		1	W
Operating Ambient Temperature	T _A		0 to +70	°C
Storage Temperature	T _{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V _{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V _{IH}		2.0		V _{CC} +0.3	V
Low Level Input Voltage	V _{IL}		-0.3		+0.8	V
Operating Ambient Temperature	T _A		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C _{I1}	Address			5	pF
	C _{I2}	RAS, CAS, WE, OE			7	pF
Data Input/Output Capacitance	C _{VO}	I/O			7	pF

■ 6427525 0090874 758 ■

DC Characteristics (Recommended Operating Conditions unless otherwise noted)
[μPD4264805]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling	tRAC = 50 ns	105	mA	1,2,3	
		trc = trc(MIN.)	tRAC = 60 ns	95			
		Io = 0 mA	tRAC = 70 ns	85			
Standby current	Icc2	RAS, CAS ≥ Vih (MIN.)	Io = 0 mA	1.0	mA		
		RAS, CAS ≥ Vcc - 0.2 V	Io = 0 mA	0.5			
RAS only refresh current	Icc3	RAS Cycling	tRAC = 50 ns	105	mA	1,2,3,4	
		CAS ≥ Vih (MIN.)	tRAC = 60 ns	95			
		trc = trc (MIN.) Io = 0 mA	tRAC = 70 ns	85			
Operating current (Hyper page mode)	Icc4	RAS ≤ Vil (MAX.)	tRAC = 50 ns	105	mA	1,2,5	
		CAS Cycling	tRAC = 60 ns	95			
		trpc = trpc (MIN.) Io = 0 mA	tRAC = 70 ns	85			
CAS before RAS refresh current	Icc5	RAS Cycling	tRAC = 50 ns	135	mA	1,2	
		trc = trc (MIN.)	tRAC = 60 ns	115			
		Io = 0 mA	tRAC = 70 ns	105			
Input leakage current	Ii (L)	Vi = 0 to 3.6 V all other pins not under test = 0 V		-5	+5	μA	
Output leakage current	Io (L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)		-5	+5	μA	
High level output voltage	Voh	Io = -2.0 mA		2.4		V	
Low level output voltage	Vol	Io = +2.0 mA			0.4	V	

■ 6427525 0090875 694 ■

[μPD4265805]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling	tRAC = 50 ns	135	mA	1,2,3
		tRC = tRC(MIN.)	tRAC = 60 ns	115		
		Io = 0 mA	tRAC = 70 ns	105		
Standby current	Icc2	RAS, CAS ≥ VIH(MIN.)	Io = 0 mA	1.0	mA	
		RAS, CAS ≥ Vcc - 0.2 V	Io = 0 mA	0.5		
RAS only refresh current	Icc3	RAS Cycling	tRAC = 50 ns	135	mA	1,2,3,4
		CAS ≥ VIH(MIN.)	tRAC = 60 ns	115		
		tRC = tRC(MIN.) Io = 0 mA	tRAC = 70 ns	105		
Operating current (Hyper page mode)	Icc4	RAS ≤ VIL(MAX.)	tRAC = 50 ns	105	mA	1,2,5
		CAS Cycling	tRAC = 60 ns	95		
		tHPC = tHPC(MIN.) Io = 0 mA	tRAC = 70 ns	85		
CAS before RAS refresh current	Icc5	RAS Cycling	tRAC = 50 ns	135	mA	1,2
		tRC = tRC(MIN.)	tRAC = 60 ns	115		
		Io = 0 mA	tRAC = 70 ns	105		
Input leakage current	Ii (Ii)	Vi = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current	Io (Io)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	VoH	Io = -2.0 mA	2.4		V	
Low level output voltage	Vol	Io = +2.0 mA		0.4	V	


- Notes**
1. Icc1, Icc3, Icc4 and Icc5 depend on cycle rates (tRC and tHPC).
 2. Specified values are obtained with outputs unloaded.
 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS ≤ VIL(MAX.) and CAS ≥ VIH(MIN.).
 4. Icc5 is measured assuming that all column address inputs are held at either high or low.
 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page cycle.

■ 6427525 0090876 520 ■


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	tRC	84	—	104	—	124	—	ns	
RAS Precharge Time	tRP	30	—	40	—	50	—	ns	
CAS Precharge Time	tCPN	7	—	10	—	10	—	ns	
RAS Pulse Width	tRAS	50	10 000	60	10 000	70	10 000	ns	
CAS Pulse Width	tCAS	7	10 000	10	10 000	12	10 000	ns	
RAS Hold Time	tRSH	10	—	10	—	12	—	ns	
CAS Hold Time	tCSH	38	—	40	—	50	—	ns	
RAS to CAS Delay Time	tRCD	11	37	14	45	14	52	ns	1
CAS to RAS Precharge Time	tCRP	5	—	5	—	5	—	ns	2
Row Address Setup Time	tASR	0	—	0	—	0	—	ns	
Row Address Hold Time	tRAH	7	—	10	—	10	—	ns	
Column Address Setup Time	tASC	0	—	0	—	0	—	ns	
Column Address Hold Time	tCAH	7	—	10	—	12	—	ns	
OE Lead Time Referenced to RAS	tOES	0	—	0	—	0	—	ns	
CAS to Data Setup Time	tCLZ	0	—	0	—	0	—	ns	
OE to Data Setup Time	tOLZ	0	—	0	—	0	—	ns	
OE to Data Delay Time	tOED	10	—	13	—	15	—	ns	
Transition Time (Rise and Fall)	tr	1	50	1	50	1	50	ns	
Refresh Time	tREF	—	64	—	64	—	64	ms	

■ 6427525 0090877 467 ■

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCD} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems.

2. $t_{CRP}(\text{MIN.})$ requirement is applied to RAS, CAS cycles.

Read Cycle

Parameter	Symbol	$t_{RAC} = 50 \text{ ns}$		$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	t_{RAC}	—	50	—	60	—	70	ns	1
Access Time from CAS	t_{CAC}	—	13	—	15	—	18	ns	1
Access Time from Column Address	t_{AA}	—	25	—	30	—	35	ns	1
Access Time from OE	t_{OEA}	—	13	—	15	—	18	ns	
Column Address Lead Time Referenced to RAS	t_{RAL}	25	—	30	—	35	—	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	t_{RRH}	0	—	0	—	0	—	ns	2
Read Command Hold Time Referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from OE	t_{OEZ}	0	10	0	13	0	15	ns	3
CAS Hold Time to OE	t_{CHO}	5	—	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCD} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems;

2. Either $t_{RCH}(\text{MIN.})$ or $t_{RRH}(\text{MIN.})$ should be met in read cycles.
3. $t_{OEZ}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

■ 6427525 0090878 3T3 ■

Write Cycle

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to CAS	twch	7	—	10	—	10	—	ns	1
WE Pulse Width	twp	7	—	10	—	10	—	ns	1
WE Lead Time Referenced to RAS	trwl	10	—	10	—	12	—	ns	
WE Lead Time Referenced to CAS	tcwl	7	—	10	—	12	—	ns	
WE Setup Time	twcs	0	—	0	—	0	—	ns	2
OE Hold Time	toeh	0	—	0	—	0	—	ns	
Data-in Setup Time	tds	0	—	0	—	0	—	ns	3
Data-in Hold Time	tdh	7	—	10	—	10	—	ns	3

- Notes**
1. $twp(\text{MIN.})$ is applied to late write cycles or read modify write cycles. In early write cycles, $twch(\text{MIN.})$ should be met.
 2. If $twcs \geq twcs(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $tds(\text{MIN.})$ and $tdh(\text{MIN.})$ are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	107	—	133	—	157	—	ns	
RAS to WE Delay Time	trwd	64	—	77	—	89	—	ns	1
CAS to WE Delay Time	tcwd	27	—	32	—	37	—	ns	1
Column Address to WE Delay Time	tawd	39	—	47	—	54	—	ns	1

- Note 1.** If $twcs \geq twcs(\text{MIN.})$ the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $trwd \geq tawd(\text{MIN.})$, $tcwd \geq tcwd(\text{MIN.})$, $tawd \geq tawd(\text{MIN.})$, and $tcpwd \geq tcpwd(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ 6427525 0090879 23T ■

Hyper Page Mode

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	tHPC	20	—	25	—	30	—	ns	1
RAS Pulse Width	tRASP	50	125 000	60	125 000	70	125 000	ns	
CAS Pulse Width	tHCAS	7	10 000	10	10 000	12	10 000	ns	
CAS Precharge Time	tCP	7	—	10	—	10	—	ns	
Access Time from CAS Precharge	tACP	—	30	—	35	—	40	ns	
CAS Precharge to WE Delay Time	tCPWD	41	—	52	—	59	—	ns	2
RAS Hold Time from CAS Precharge	tRHCP	30	—	35	—	40	—	ns	
Read Modify Write Cycle Time	tHPRWC	52	—	66	—	75	—	ns	
Data Output Hold Time	tDHC	5	—	5	—	5	—	ns	
OE to CAS Hold Time	tOCH	5	—	5	—	5	—	ns	
OE Precharge Time	tOEP	5	—	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	tWEZ	0	10	0	13	0	15	ns	3.4
WE Pulse Width	tWPZ	7	—	10	—	10	—	ns	4
Output Buffer Turn-off Delay from RAS	tORF	0	10	0	13	0	15	ns	3.4
Output Buffer Turn-off Delay from CAS	tOFC	0	10	0	13	0	15	ns	3.4

- Notes**
1. tHPC(MIN.) is applied to access time from CAS
 2. If $t_{WCS} \geq t_{WC5}(MIN.)$, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If $t_{RWD} \geq t_{RWD}(MIN.)$, $t_{CWD} \geq t_{CWD}(MIN.)$, $t_{AWD} \geq t_{AWD}(MIN.)$, and $t_{CPWD} \geq t_{CPWD}(MIN.)$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 3. tOFC(MAX.), tORF(MAX.) and tWEZ(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) RAS, CAS : Inactive (at the end of read cycle)

WE : inactive, OE : active

tOFC is effective when RAS is inactivated before CAS is inactivated.

tORF is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)

WE : inactive, OE : inactive ... tOEZ is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE:active and either tRRH or tRCH must be met... tWEZ, tWPZ are effective.


■ 6427525 0090880 T51 ■

Refresh Cycle

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	tCSR	5	—	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	tCHR	10	—	10	—	10	—	ns	
RAS Precharge CAS Hold Time	tRPC	5	—	5	—	5	—	ns	
WE Setup Time	tWSR	10	—	10	—	10	—	ns	
WE Hold Time (Hidden Refresh Cycle)	tWHR	15	—	15	—	15	—	ns	

■ 6427525 0090881 998 ■


Read Cycle



■ 6427525 0090882 824 ■

57


Early Write Cycle



Remark \overline{OE} : Don't care

■ 6427525 0090883 760 ■


Late Write Cycle




■ 6427525 0090884 6T7 ■

59

Read Modify Write Cycle




Hyper Page Mode Read Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Read Cycle (WE Control)




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Read Cycle (\overline{OE} Control)

Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

6427525 0090889 189


Hyper Page Mode Late Write Cycle



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

■ 6427525 0090890 9T0 ■


Hyper Page Mode Read Modify Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive **CAS** cycles within the same **RAS** cycle.

■ 6427525 0090891 837 ■


Hyper Page Mode Read and Write Cycle



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Refresh Cycle


Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle

Remark WE, \overline{OE} : Don't care I/O: Hi-Z


■ 6427525 0090893 60T ■

Hidden Refresh Cycle (Read)



■ 6427525 0090894 546 ■


69

Hidden Refresh Cycle (Write)

Remark OE: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch, of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.21	0.009
N	0.10	0.004
P	$3^{+7\%}_{-3\%}$	$3^{+7\%}_{-3\%}$

SS2G5-50-7JD2

■ 6427525 0090896 319 ■

32 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A		
ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 ^{+0.004} _{-0.005}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}