

HM5116400 Series — HITACHI/ LOGIC/ARRAYS/MEM**4,194,304-word × 4-bit Dynamic Random Access Memory**

The Hitachi HM5116400 is a CMOS dynamic RAM organized 4,194,304 words × 4 bits. It employs the most advanced CMOS technology for high performance and low power. The HM5116400 offers Fast Page Mode as a high speed access mode.

Feature

- Single 5 V ($\pm 10\%$)
- High speed
 - Access time
 - 60 ns/ 70 ns/ 80 ns (max)
- Low power dissipation
 - Active mode
 - 440 mW/385 mW/358 mW (max)
 - Standby mode 11 mW (max)
- Fast page mode capability
- Long refresh period
 - 4096 refresh cycles : 64 ms
- 3 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
- Test function
 - 16-bit parallel test mode


Ordering Information

Type No.	Access time	Package
HM5116400J-6	60 ns	400-mil 24/28-pin plastic SOJ (CP-24DA)
HM5116400J-7	70 ns	
HM5116400J-8	80 ns	
HM5116400Z-6	60 ns	475-mil 24-pin plastic ZIP (ZP-24A)
HM5116400Z-7	70 ns	
HM5116400Z-8	80 ns	
HM5116400TT-6	60 ns	24/28-pin plastic TSOP II (TTP-24D)
HM5116400TT-7	70 ns	
HM5116400TT-8	80 ns	
HM5116400RR-6	60 ns	
HM5116400RR-7	70 ns	
HM5116400RR-8	80 ns	

Note: This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS INSTRUMENTS.


Pin Arrangement

HM5116400J Series




(Top view)

HM5116400Z Series




(Bottom view)

HM5116400TT Series



(Top view)

HM5116400RR Series



(Top view)


Pin Description

Pin name	Function
A0 to A11	Address input
A0 to A11	Refresh address input
I/O1 to I/O4	Data input/data output
RAS	Row address strobe
CAS	Column address strobe

Pin name	Function
WE	Write enable
OE	Output enable
VCC	Power supply (+5 V)
VSS	Ground
NC	No connection

HITACHI/ LOGIC/ARRAYS/MEM

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note : 1. All voltage referenced to V_{SS}

HITACHI/ LOGIC/ARRAYS/MEM - HM5116400 Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Test condition	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I_{CC1}	—	80	—	70	—	65	mA	$t_{RC} = \min$	1, 2
Standby current	I_{CC2}	—	2	—	2	—	2	mA	TTL interface RAS, CAS = V_{IH} Dout = High-Z	
		—	1	—	1	—	1	mA	CMOS interface RAS, CAS $\geq V_{CC} - 0.2\text{V}$ Dout = High-Z	
RAS-only refresh current	I_{CC3}	—	80	—	70	—	65	mA	$t_{RC} = \min$	2
Standby current	I_{CC5}	—	5	—	5	—	5	mA	RAS = V_{IH} , CAS = V_{IL} Dout = enable	1
CAS-before-RAS refresh current	I_{CC6}	—	80	—	70	—	65	mA	$t_{RC} = \min$	
Fast page mode current	I_{CC7}	—	90	—	80	—	75	mA	$t_{PC} = \min$	1,3
Input leakage current	I_{LI}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 7\text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 7\text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -5 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes : 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL} .

3. Address can be changed once or less while CAS = V_{IH} .

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V_{IH} to disable Dout.

HITACHI/ LOGIC/ARRAYS/MEM

HM5116400 Series

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V) *1, *2, *3, *19, *20

Test Conditions

Input rise and fall times : 5 ns

Input timing reference levels : 0.8 V, 2.4 V

Output load : 2 TTL gate + C_L (100 pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	110	—	130	—	150	—	ns	
RAS precharge time	t _{RP}	40	—	50	—	60	—	ns	
CAS precharge time	t _{CP}	10	—	10	—	10	—	ns	
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	ns	
CAS pulse width	t _{CAS}	15	10000	18	10000	20	10000	ns	
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	15	—	15	—	15	—	ns	
RAS to CAS delay time	t _{RCD}	20	45	20	52	20	60	ns	4
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	5
RAS hold time	t _{RSH}	15	—	18	—	20	—	ns	
CAS hold time	t _{CSH}	60	—	70	—	80	—	ns	
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns	
OE to Din delay time	t _{OED}	15	—	18	—	20	—	ns	6
OE delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	7
CAS delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	7
Transition time (rise and fall)	t _T	3	30	3	30	3		ns	8

HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM —

Read cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from RAS	t_{RAC}	—	60	—	70	—	80	ns	9, 10, 21
Access time from CAS	t_{CAC}	—	15	—	18	—	20	ns	10, 11, 18, 21
Access time from address	t_{AA}	—	30	—	35	—	40	ns	10, 12 18, 21
Access time from OE	t_{OEA}	—	15	—	18	—	20	ns	10, 21
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to CAS	t_{RCH}	0	—	0	—	0	—	ns	13
Read command hold time to RAS	t_{RRH}	5	—	5	—	5	—	ns	13
Column address to RAS lead time	t_{RAL}	30	—	35	—	40	—	ns	
Column address to CAS lead time	t_{CAL}	30	—	35	—	40	—	ns	
CAS to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	
Output data hold time from OE	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	—	18	—	20	ns	14
Output buffer turn-off time to OE	t_{OEZ}	—	15	—	18	—	20	ns	14
CAS to Din delay time	t_{CDD}	15	—	18	—	20		ns	6

HITACHI/ LOGIC/ARRAYS/MEM

HM5116400 Series

Write cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t _{WCS}	0	—	0	—	0	—	ns	15
Write command hold time	t _{WCH}	15	—	15	—	15	—	ns	
Write command pulse width	t _{WP}	15	—	15	—	15	—	ns	
Write command to RAS lead time	t _{RWL}	15	—	18	—	20	—	ns	
Write command to CAS lead time	t _{CWL}	15	—	18	—	20	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	0	—	ns	16
Data-in hold time	t _{DH}	15	—	15	—	15	—	ns	16

Read-modify-write cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t _{RWC}	155	—	181	—	205	—	ns	
RAS to WE delay time	t _{RWD}	85	—	98	—	110	—	ns	15
CAS to WE delay time	t _{CWD}	40	—	46	—	50	—	ns	15
Column address to WE delay time	t _{AWD}	55	—	63	—	70	—	ns	15
OE hold time from WE	t _{OEH}	15	—	18	—	20	—	ns	

Refresh cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS setup time (CBR refresh cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS hold time (CBR refresh cycle)	t _{CHR}	20	—	20	—	20	—	ns	
WE setup time (CBR refresh cycle)	t _{WRP}	10	—	10	—	10	—	ns	
WE hold time (CBR refresh cycle)	t _{WRH}	10	—	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{RPC}	0	—	0	—	0	—	ns	

HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM

Fast page mode cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	t _{PC}	40	—	45	—	50	—	ns	
Fast page mode RAS pulse width	t _{RASP}	—	100000	—	—	100000	—	ns	17
Access time from CAS precharge	t _{CPA}	—	35	—	40	—	45	ns	10, 18, 21
RAS hold time from CAS precharge	t _{CPRH}	35	—	40	—	45	—	ns	

Fast page mode read modify write cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	t _{PRWC}	85	—	96	—	105	—	ns	
WE delay time from CAS precharge	t _{CPW}	60	—	68	—	75	—	ns	15

Test mode cycle *20

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Test mode WE setup time	t _{WTS}	10	—	10	—	10	—	ns	
Test mode WE hold time	t _{WTH}	10	—	10	—	10	—	ns	

Counter test cycle

Parameter	Symbol	HM5116400 -6		HM5116400 -7		HM5116400 -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS precharge time in counter test cycle	t _{CPT}	40	—	40	—	40	—	ns	

HITACHI/ LOGIC/ARRAYS/MEM

HM5116400 Series

Refresh

Parameter	Symbol	Max	Unit	Notes
Refresh period	t_{REF}	64	ms	4096 cycles

Notes: 1. AC measurements assume $t_T = 5$ ns.

- An initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- Only row address is indispensable on address A10 and A11.
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- Either t_{OED} or t_{CDD} must be satisfied.
- Either t_{DZO} or t_{DZC} must be satisfied.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assume that $t_{RCD} < t_{RCD}$ (max) and $t_{RAD} < t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- Assume that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
- Assume that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- TRASP defines RAS pulse width in fast page mode cycles.
- Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
- In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device. After RAS is reset, if $t_{OEH} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} < t_{CWL}$, invalid data will be out at each I/O.
- The 16M DRAM offers a 16-bits time saving parallel test mode. Address CA0 and CA1 for the 4M $\times$ 4 are don't care during test mode. Test mode is set by performing a WE-and-CAS-before-RAS (WCBR) cycle. In 16-bits parallel test mode, data is written into 4 bits in parallel at each I/O (I/O1 to I/O4) and read out from each I/O.
If 4 bits of each I/O are equal (all 1s or 0s), data output pin is a high state during test mode read cycle, then the device has passed. If they are not equal, data output pin is a low state, then the device has failed.
Refresh during test mode operation can be performed by normal read cycles or by WCBR refresh cycles.
To get out of test mode and enter a normal operation mode, perform either a regular CAS-before-RAS refresh cycle or RAS-only refresh cycle.

HM5116400 Series **HITACHI/ LOGIC/ARRAYS/MEM**


21. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

HM5116400 Series

Timing Waveforms

HITACHI/ LOGIC/ARRAYS/MEM


Read Cycle



HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM

Early Write Cycle




- * $\overline{OE}$: Don't care
- ** : Don't care
- *** $tw_{CS} \geq tw_{CS}(\min)$




HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM

Read-Modify-Write Cycle *19




RAS-Only Refresh Cycle


HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM


CAS-Before-RAS Refresh Cycle






HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM _


Fast Page Mode Read Cycle


Fast Page Mode Early Write Cycle



HITACHI/ LOGIC/ARRAYS/MEM-


Fast Page Mode Delayed Write Cycle *19




HM5116400 Series

HITACHI/ LOGIC/ARRAYS/MEM

Test Mode Cycle *20




Test Mode Set Cycle




Test Mode Reset Cycle

CAS-Before-RAS Refresh Cycle



RAS-Only Refresh Cycle



CAS-Before-RAS Refresh Counter Check Cycle (Read)



CAS-Before-RAS Refresh Counter Check Cycle (Write)

