8-bit Proprietary Microcontrollers

CMOS

F²MC-8L MB89210 Series

MB89215/F217/P215/PV210

■ DESCRIPTION

The MB89210 series is a one-chip microcontroller that features a compact instruction set and contains a range of peripheral functions including timers, a serial interface, A/D converters and external interrupts.

■ FEATURES

• F2MC-8L CPU core

Maximum memory spaces : 64 Kbytes

Minimum instruction execution time : 0.32 μs to 5.12 μs (at 12.5 MHz)
 Interrupt processing time : 2.88 μs to 46.08 μs (at 12.5 MHz)

• I/O port : Max 22

• 21-bit time base timer


• 8-bit PWM timer

• 8-/16-bit capture timer/counter: 2 ch

Watchdog timer12-bit PPG timer

(Continued)

■ PACKAGE





(Continued)

• 10-bit A/D converter: 8 ch

• LIN-UART

• 8-bit serial I/O

• External Interrupt : 3 ch

• External or CR (built-in) oscillation clock, switchable

• Low power consumption modes (stop modes, sleep modes)

• Package: SSOP-30,QFP-48, MQFP-48

CMOS technology

■ PRODUCT LINEUP

| | Part number | | | | 1400001/040 | | | | |
|----------------------|--------------------------------|---|---|---|--|--|--|--|--|
| Para | ameter | MB89215 | MB89F217 | MB89P215 | MB89PV210 | | | | |
| Туре | 9 | For mass products (Mask ROM product) | Flash products (Flash ROM product) | One-time product (for small-scale production) | Piggy back/ Evaluation product (for development) | | | | |
| RON | Л capacity | 16 Kbyte (Built-in ROM) | 32 Kbyte (Built-in Flash memory) | 16 Kbyte (Built-in PROM) | 32 Kbyte (External EPROM) | | | | |
| RAM | 1 capacity | 512 byte | 1 Kbyte | 512 byte | 2 Kbyte | | | | |
| CPL | J functions | Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 0.32 µs to 5.12 µs (at 12.5 MHz) Interruption processing time : 2.88 µs to 46.08 µs (at 12.5 MHz) | | | | | | | |
| | Ports | General purpose I/O × 1 | port × 21 (also usable | as resources) Genera | al purpose input port | | | | |
| | 21-bit time base timer | 21 bits Interrupt cycle : at 10 MHz (0.82 ms,3.3 ms,26.2 ms,419.4 ms) | | | | | | | |
| | Watchdog timer | Reset generation cycle : at 10 MHz (Min 419.4 ms) | | | | | | | |
| | 8-bit PWM timer | 8-bit interval timer operation (supports square wave output, operating clock period : $0.4~\mu s$ to $25.6~\mu s$) 8-bit resolution PWM operation (conversion period : $102.4~\mu s$ to $26.84~\mu s$) | | | | | | | |
| Peripheral functions | 8/16-bit capture timer counter | 8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter | | | | | | | |
| əripheral | LIN-UART | Full duplex, Synchron setting over 30,000 d Support for the LIN p | lifferent baud rates us | sing a 15-bit reload co | ounter | | | | |
| A P | 8-bit serial I/O | 8-bit length, Selectab Transfer clock (0.8 μ | | | | | | | |
| | 12-bit PPG timer | Output requency : Se | electable pulth width a | and cycle (Cycle: 1.6 | μs to 419.3 ms) | | | | |
| | External interrupt circuit | Edge selectable (sele | -channel (interrupt vector, request flag, requesr output acceptance) Edge selectable (selectable rising, falling or both edge) Can be use for recovery from stop or sleep mode (edge detection also available in top mode). | | | | | | |
| | ne base timer output | | | | | | | | |
| Stan | ndby mode | | Sleep mode a | nd Stop mode | | | | | |
| <u> </u> | rating voltage * | 3.5 V to 5.5 V | 3.5 V to 5.5 V | 3.5 V to 5.5 V | 3.5 V to 5.5 V | | | | |
| CR(I | built-in) oscillator | Yes | Yes | Yes | No | | | | |

^{*:} The minimum operating voltage varies with the operating frequency, the function and the connected ICE.

Note: Unless otherwise stated, clock periods and conversion times are for 10 MHz operation with the internal clock operating at maximum speed.

■ PACKAGES AND CORRESPONDING PRODUCTS

| Package | MB89215 | MB89F217 | MB89P215 | MB89PV210 |
|-------------------|-----------|-----------------------------|-----------|-----------------------------|
| FPT-30P-M02 | 0 | × | 0 | X *1 |
| FPT-48P-M13 | 0 | 0 | × | X *2 |
| MQP-48C-P02 | × | × | × | 0 |
| Power supply pins | Vcc,Vss×2 | Vcc, Vss × 3, AVcc, AVss | Vcc,Vss×2 | Vcc, Vss × 2, AVcc, AVss |

O:Yes \times :No

*1 : Adapter for 48-pin to 30-pin conversion (manufactured by Sunhayato Corp.)

Part number: 48QF-30SOP-8L

Inquiry: Sunhayato Corp. TEL: (81)-3-3984-7791

FAX: (81)-3-3971-0535 E-mail: adapter@sunhayato.co.jp

*2: Adapter for 48-pin (EVA) to 48-pin (MASK/FLASH) conversion.

Part number: 48QF2-48QF2-8L-FJ

Inquiry: Sunhayato Corp. TEL: (81)-3-3984-7791

FAX: (81)-3-3971-0535

E-mail: adapter@sunhayato.co.jp

■ DIFFERENCES AMONG PRODUCTS


1. Memory space

When this product is used in a piggy-back or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating.

2. Current Consumption

- On the MB89PV210, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical. However, in sleep/stop mode the current consumption is the same.

■ PIN ASSIGNMENT



(Continued) (TOP VIEW) P05/INT1 P04/INT0 P06/INT2 o o P07/EC0 [36 N.C. MODA [2 35 N.C. 68 67 66 65 63 63 62 61 RST [3 34 N.C. 0000000 X0 [4 69 🔾 O 60 33 N.C. 5958 70 🔾 X1 [5 32 ____ N.C. 71 (Vss ┌ 6 31 □ N.C. 72 🔾 O 57 Vcc [7 73 🔾 ○ 56 30 N.C. 74 🔾 ○ 55 P30/PWM/TO1 8 29 □ N.C. 75 🔾 ○ 54 P31 [☐ P03/AN7 76 🔾 0000000 P10/SCK [10 D02/AN6 P11/SO [11 ☐ P01/AN5 P12/SI 12 25 ☐ P00/AN4 13 14 16 17 17 17 18 19 19 20 22 22 23 24 24 P15/UO [N.C. AVcc P23/AN3 P16/UI

(MQP-48C-P02)

P20/AN0 P21/AN1

P17/PPG

P14/UCK/EC1

| Pin no. | Pin |
|---------|------|---------|------|---------|------|---------|------|
| 49 | Vpp | 57 | N.C. | 65 | 04 | 73 | OE |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | 07 | 76 | A9 |
| 53 | A5 | 61 | 01 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | CE | 78 | A13 |
| 55 | А3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C.: Internal connection only. Not for use.

■ PIN DESCRIPTIONS

| | Pin no. | | Din nome Circ | | |
|----------|-----------------|----------|----------------------------|---------------------|---|
| SSOP*1 | QFP*2 | MQFP*3 | Pin name | type | Function |
| 10 | 10 | 4 | X0 | А | Connecting pins to crystal oscillator or other oscillator. |
| 9 | 9 | 5 | X1 | | When using ecternal clock, input to X0 and X1 is left open. |
| _ | 37 | _ | MOD0 | C/D ₁ *4 | Input pins for memory access mode setting. Connect directly to Vss. |
| _ | 38 | | MOD1 | C/D1 * | Input pins for memory access mode setting. Connect directly to Vss. |
| 5 | 1 | 2 | MODA | C/D ₂ *5 | Input pins for memory access mode setting. Connect directly to Vss. |
| 6 | 2 | 3 | RST | E | Reset I/O pin. This pin has pull-up resistance with N-ch open drain or hysteresis input. At an internal reset request, an "L" signal is output. An "L" level input initializes the internal circuits. |
| 27 to 30 | 36, 39 to 41 | 25 to 28 | P00/AN4 to P03/AN7 | G | General purpose I/O port. Hysteresis input. These pins also functions as the analog input of A/D converter. |
| 1 to 3 | 44 to 46 | 46 to 48 | P04/INT0 to P06/INT2 | | General purpose I/O port. These pins also functions as the external interrupt input. Hysteresis input. |
| 4 | 47 | 1 | P07/EC0 | | General purpose I/O port. This pin also functions as external clock of 8-/16-bit capture timer/counter 0 or capture input pin. Hysteresis input. |
| 13 | 16 | 10 | P10/SCK | | General purpose I/O port. This pin also functions as clock input/output pin of serial I/O. Hysteresis input. |
| 14 | 17 | 11 | P11/SO | | General purpose I/O port. This pin also functions as the data output pin of serial I/O. Hysteresis input. |
| 15 | 18 | 12 | P12/SI | F | General purpose I/O port. This pin also functions as the data input pin of serial I/O. Hysteresis input. |
| 16 | 20 | 13 | P13/TO0 | | General purpose I/O port. This pin also functions as the output pin of 8-/16-bit capture timer/counter 0. Hysteresis input. |
| 17 | 21 | 14 | P14/UCK/ EC1 | | General purpose I/O port. This pin also functions as the clock input/output pin of LIN-UART and the external clock of 8-/16-bit capture timer/counter 1 or capture input pin. Hysteresis input. |
| 18 | 22 | 15 | P15/UO | | General purpose I/O port. This pin also functions as the data output pin of LIN-UART. Hysteresis input |

(Continued)

(Continued)

| | Pin no. | | Dia Circu | | Function |
|----------|--|------------------------------|--------------------------|------|--|
| SSOP*1 | QFP*2 | MQFP*3 | Pin name | type | Function |
| 19 | 23 | 16 | P16/UI | Н | General purpose I/O port. This pin also functions as the data input pin of LIN-UART. General port input is hysteresis and resource input is CMOS. |
| 20 | 25 | 17 | P17/PPG | F | General purpose I/O port. This pin also functions as 12-bit PPG timer output. Hysteresis input. |
| 23 to 26 | 32 to 35 | 21 to 24 | P20/AN0 to P23/AN3 | G | General purpose I/O port. Shared for A/D converter analog input pin. Hysteresis input. |
| 11 | 11 | 8 | P30/PWM/ TO1 | F | General purpose I/O port. This pin also functions as the output pin of 8-bit PWM and 8-/ 16-bit capture timer/counter 1. Hysteresis input. |
| 12 | 15 | 9 | P31 | В | General purpose I/O port of CMOS type. |
| 21 | 42 | 7 | Vcc | _ | Power supply pin. |
| 8,22 | 8, 19, 43 | 6,43 | Vss | | Power supply pin (GND). Use the both pins at the same voltage level. |
| _ | 27 | 20 | AVcc | _ | A/D converter power supply pin. Apply potential under Vcc to this pin. |
| _ | 28 | 19 | AVss | _ | A/D converter power supply pin (GND). Use at the same voltage level as the Vss supply. |
| 7 | 7 | _ | С | _ | This is the power supply stabilization capacitor pin for MB89F217 and MB89P215. Connect an external capacitor of 0.1 μ F. MB89215 is not internally connected. It is unnecessary to connect a capacitor. |
| _ | 3 to 6, 12 to 14, 24, 26, 29 to 31, 48 | 18, 29 to 42, 44,45 | N.C. | _ | Internal connect pin. Be sure this pin is left open. |

*1 : FPT-30P-M02

*2: FPT-48P-M13

*3: MQP-48C-P02


*4: MB89F217 is C.

*5: MB89F217 and MB89P215 are C.

■ EXTERNAL EPROM PIN DESCRIPTION (MB89PV210 only)


| Pin no. | Pin name | I/O | Function |
|--|---|-----|---|
| 49 | Vpp | 0 | "H" level output pin. |
| 50 51 52 53 54 55 58 59 60 | A12 A7 A6 A5 A4 A3 A2 A1 A0 | 0 | Address output pin. |
| 61 62 63 | O1 O2 O3 | Ι | Data input pin. |
| 64 | Vss | 0 | Power supply pin (GND). |
| 65 66 67 68 69 | O4 O5 O6 O7 O8 | I | Data input pin. |
| 70 | CE | 0 | Chip acceptance pin for ROM. Output "H" at standby. |
| 71 | A10 | 0 | Address output pin. |
| 73 | OE | 0 | Output acceptance pin for ROM. Output "L" usually. |
| 75 76 77 78 79 | A11 A9 A8 A13 A14 | 0 | Address output pin. |
| 80 | Vcc | 0 | Power supply pin for EPROM. |
| 56 57 72 74 | N.C. | _ | Internal connect pin. Must be left open. |

■ I/O CIRCUIT TYPE



(Continued)

(Continued)



HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than the medium-and high-voltage pins or if voltage higher than the rating is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

To supply power, turn on the digital power supply (Vcc) and then the analog power supply (AVcc).

2. Treatment of Unused Input Pins

Leaving unused input teminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 $k\Omega$ or more.

Make the unused I/O terminal in a state of output and leave it open and if it is in an input state, handle it with the same procedure as the input terminals.

3. Treatment of N.C. Pins

Any pins marked "NC" (not connected) must be left open.

4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms.

5. Treatment of power supply pin

All Vss power suppluy pin must be use at the same voltage level.

Connect to be AVcc = Vcc, AVss = Vss even if the A/D converters are not in use in MB89PV210.

6. Notes on Using External Clock

When an external clock is used, oscillation stabilization time is required for even power-on reset and release from stop mode.

7. Notes on using the CR (internal) oscillator

To use the CR (internal) oscillator as the operating clock for the MB89215, MB89F217 or MB89P215, adjust the timer value and baud rate setting.

8. Program Execution in RAM

When the MB89PV210 is used with an emulation pod other than the MB2144-508, no program can be executed in RAM.

9. Operation check for evaluating the LIN-UART

When the MB89215, MB89F217 or MB89P215 uses the CR (internal) oscillator as the clock for the LIN-UART, the evaluation program (MB89PV210 [customized for external oscillation]) requires an operation check within a range of oscillation frequencies from 8.5 MHz to 11.5 MHz.

10. Handling reset pin

Reset pin must be inputted external reset.

11. Up/down conversion circuit stabilization waiting time


MB89210 series contains the following products and the operating characteristics vary with whether they contain the internal stepdown circuit.

| Product name | Operating voltage * | Down conversion |
|--------------|---------------------|-----------------|
| MB89215 | 3.5 V to 5.5 V | not built-in |
| MB89F217 | 3.5 V to 5.5 V | built-in |
| MB89P215 | 3.5 V to 5.5 V | built-in |
| MB89PV210 | 3.5 V to 5.5 V | not built-in |

^{*:} The minimum operating voltage varies with the operating frequency, the function and the connected ICE.

The same built-in resources are used for the above product types; operating sequences after the power-on reset are different depending on whether they have the internal voltages step-down circuit.

The operating sequences after the power-on reset with the different models will be described below.



As described above, CPU starts at delayed time with the product having the internal voltage step-down circuit compared with the product not having the internal voltage step-down circuit. This is because the time should be allowed for the stabilization time for voltage step-down circuit for normal operation.

Note: As the period of the oscillation is unstable immediately after oscillation starts, the listed oscillation stabilization delay times are guides only.

12. Treatment of analog input

The analog input also serves as a general-purpose input/output port. The A/D enable register is initialized at a reset. When the intermediate-level signal is input in port input mode (ADEN:ADEx = 0), an input leakage current flows to the gate. Set the corresponding pin to an analog input.

■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F217

1. Flash Memory

The flash memory is located between 8000_H and FFFF_H in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

2. Flash Memory Features

- 32 K byte × 8-bit configuration: (16 K + 8 K + 8 K sectors)
- Automatic programming algorithm (Embedded algorithm*: Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Erasing (sectors can be combined in any combination)
- No. of program/erase cycles: 10,000 (Min)
- *: Embedded Algorithm is a trademark of Advanced Micro Devices.

3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

4. Flash Memory Register

Control status register (FMCS)

| | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
|------------------------------|------|--------|------|------|----------|----------|------|----------|---|
| Address 007A _H | INTE | RDYINT | WE | RDY | Reserved | Reserved | _ | Reserved | Initial value 0 0 0 X 0 0 - 0 _B |
| | R/W | R/W | R/W | R | R/W | R/W | - | R/W | |

5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the address of each sector for both during CPU access a flash memory programming.

Sector configuration of flash memory

| FLASH Memory | CPU Address | Programming Address* |
|--------------|--|----------------------|
| 16 K bytes | FFFFн to C000н | 1FFFFн to 1C000н |
| 8 K bytes | BFFF _H to A000 _H | 1BFFFн to 1A000н |
| 8 K bytes | 9FFFн to 8000н | 19FFFн to 18000н |

^{* :} The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a general-purpose parallel programmer.

6. ROM Writer Adapters and Recommended ROM Writers

| Part | Package | Applicable adapter model | Recommended writer | | |
|-------------|-------------|-----------------------------|--------------------------|---------------------------------|--|
| number | name | Sunhayato Corp. | Ando Electric Co., Ltd. | MINATO ELECTRONICS INC. | |
| MB89F217PFM | FPT-48P-M13 | FLASH-48QF2-32DP-8LF | AF9708*1 AF9709/09B*1 | MODEL-1890A*2 Ver2.8 or more | |

^{*1 :} For the writer version and type code, please check the device list in homepage of the Flash Support Group, Inc as follow; http://www.j-fsg.co.jp/

*2: In addition to this adaptor, the conversion basis is required Conversion basis: H910-1148

Inquiries : Sunhayato Corp. TEL : (81) -3-3984-7791

FAX: (81) -3-3971-0535 E-mail: adapter@sunhayato.co.jp


Flash Support Group, Inc FAX: (81) -53-428-8377

MINATO ELECTRONICS INC. TEL: (81) -45-591-5611

FAX : (81) -45-592-2854

■ PROGRAMMING TO OTPROM ON THE MB89P215

Memory space



2. Programming to the OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110 (manufacturer: Yokogawa Digital Computer Corp.).

Inquiry: Yokogawa Digital Computer Corp.: TEL(81)-42-333-6224

Note: Programming to the OTPROM with MB89P215 is serial programming mode only.

3. Programming Adaptor for OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110, use the programming adapter (manufacturer: Sunhayato Corp.) listed below.

Adaptor socket: ROM3-FPT30M02-8L3

Inquiry: Sunhayato Corp.: TEL: (81)-3-3984-7791

FAX : (81)-3-3971-0535

E-mail: adapter@sunhayato.co.jp

4. Programming yields

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS

1. EPROM model

MBM27C256A-20TVM

2. Writer adapter

For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato) .

| Package | Adapter socket model |
|---------|----------------------|
| LCC-32 | ROM-32LC-28DP-S |


Inquiries should be addressed to Sunhayato Corp. : TEL : (81)-3-3984-7791

FAX : (81)-3-3971-0535

E-mail: adapter@sunhayato.co.jp

3. Memory space


Shown below the memory space in each mode.



4. Writing to EPROM

- (1) Set up the EPROM writer for the MBM27C256A.
- (2) Load program data on to the EPROM programmer at 0000H to 7FFFH.
- (3) Program 0000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

The MB89210 series has 64 KB of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89210 series.



2. Register

The MB89210 series has two types of registers; the registers dedicated to specific purposes in the CPU and the general-purpose registers. The dedicated registers are as follows:

Program counter (PC) : 16-bit length, shows the locations where instructions are stored.

Accumulator (A) : 16-bit length, a temporary memory register for calculation operations. In the

case of an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T) : 16-bit length, performs calculations with the accumulator. In the case of an


8-bit data processing instruction, the lower one byte is used.

Index register (IX) : 16-bit length, a register for index modification.


Extra pointer (EP) : 16-bit length, apointer indicating memory addresses.

Stack pointer (SP) : 16-bit length, indicates stack areas.


Program status (PS) : 16-bit length, contains register pointer and condition code.



The PS register can further be divided into the register bank pointer in the higher 8 bits (RP) and the condition code register in the lower 8 bits (CCR). (See the diagram below.)



The RP points to the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule shown next.



The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at the time of an interrupt.

H flag : Set to 1 if calculations result in carry operations from bit 3 to bit 4 or borrow operations from bit 4

to bit 3, otherwise set to 0.

The flag is for decimal adjustment instructions; do not use for other than additions and subtractions.

This flag is set to 1 if interrupts are enabled, and 0 if interrupts are prohibited. The default value at

reset is 0.

I flag

IL1, 0 : Indicates the level of the interrupt currently enabled.

An interrupt is processed only if its level is higher than the value this bit indicates.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|-------------------------|
| 0 | 0 | 1 | Higher |
| 0 | 1 | 1 | <u>†</u> |
| 1 | 0 | 2 | ↓ |
| 1 | 1 | 3 | Lower = no interruption |

N flag : Set to 1 if the highest bit is 1 after a calculation, otherwise cleared to 0.

Z flag : Set to 1 if a calculation result is 0, otherwise cleared to 0.

V flag : Set to 1 if a 2's complement overflow results during a calculation, otherwise cleared to 0.

C flag : Set to 1 if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to 0.


This is also the shift-out value in a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit length, data storage registers

The general-purpose registers are 8 bits in length and located in the register banks in the memory. One bank contains eight registers and the MB89210 series allow a total of 16 banks to be used at maximum.

The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

| Address | Register name | Register description | Read/write | Initial value | | | | |
|-------------------|---------------|--|------------|---------------|--|--|--|--|
| 0000н | PDR0 | Port 0 data register | R/W | XXXXXXXX | | | | |
| 0001н | DDR0 | Port 0 direction register | R/W | 00000000 | | | | |
| 0002н to 0006н | | Access prohibited | | | | | | |
| 0007н | SYCC | System clock control register | R/W | 111100 | | | | |
| 0008н | STBC | Standby control register | R/W | 00010 | | | | |
| 0009н | WDTC | Watchdog timer control register | W | 0XXXX | | | | |
| 000Ан | TBTC | Time base timer control register | R/W | 00000 | | | | |
| 000Вн | | Access prohibited | | | | | | |
| 000Сн | PDR1 | Port 1 data register | R/W | XXXXXXXX | | | | |
| 000Дн | DDR1 | Port 1 direction register | R/W | 00000000 | | | | |
| 000Ен | RSFR | Reset flag register | R | XXXX | | | | |
| 000Fн | PDR2 | Port 2 data register | R/W | XXXX | | | | |
| 0010н | DDR2 | Port 2 direction register | R/W | 0000 | | | | |
| 0011н | | Access prohibited | • | | | | | |
| 0012н | PDR3 | Port 3 data register | R/W | XX | | | | |
| 0013н | DDR3 | Port 3 direction register | R/W | 0 | | | | |
| 0014н | RCR21 | 12-bit PPG control register 1 | R/W | 00000000 | | | | |
| 0015н | RCR22 | 12-bit PPG control register 2 | R/W | 000000 | | | | |
| 0016н | RCR23 | 12-bit PPG control register 3 | R/W | 0-000000 | | | | |
| 0017н | RCR24 | 12-bit PPG control register 4 | R/W | 000000 | | | | |
| 0018н | | Access prohibited | • | | | | | |
| 0019н | TCCR0 | Capture control register 0 | R/W | 00000000 | | | | |
| 001Ан | TCR10 | Timer 1 control register 0 | R/W | 000-0000 | | | | |
| 001Вн | TCR00 | Timer 0 control register 0 | R/W | 00000000 | | | | |
| 001Сн | TDR10 | Timer 1 Data 0 | R/W | XXXXXXXX | | | | |
| 001Дн | TDR00 | Timer 0 Data 0 | R/W | XXXXXXXX | | | | |
| 001Ен | TCPH0 | Capture data register H 0 | R | XXXXXXXX | | | | |
| 001Гн | TCPL0 | Capture data register L 0 | R | XXXXXXXX | | | | |
| 0020н | TCR20 | Timer output control 0 | R/W | 00 | | | | |
| 0021н | | Access prohibited | • | | | | | |
| 0022н | CNTR | PWM control register | R/W | 0-000000 | | | | |
| 0023н | COMR | PWM Compare register | W | XXXXXXXX | | | | |
| 0024н | EIC1 | External interrupt control register 1 (edge) | R/W | 00000000 | | | | |
| 0025н | EIC2 | External interrupt control register 2 (edge) | R/W | 00000000 | | | | |

(Continued)

| Address | Register name | Register description | Read/write | Initial value |
|-------------------|---------------|---|------------|---------------|
| 0026н | | ^ | | |
| 0027н | | Access prohibited | | |
| 0028н | SCR | Serial control register | R/W | 00000000 |
| 0029н | USMR | LIN-UART serial mode register | R/W | 00000000 |
| 002Ан | SSR | Serial status register | R/W | 00001000 |
| 0000 | RDR | Recieving data register | R | 00000000 |
| 002Вн | TDR | Sending data register | W | 11111111 |
| 002Сн | ESCR | Extended status control register | R/W | 00000X00 |
| 002Dн | ECCR | Extended communication control register | R/W | 00000-11 |
| 002Ен | BGRH | Baud rate generator register H | R/W | -0000000 |
| 002Fн | BGRL | Baud rate generator register L | R/W | 00000000 |
| 0030н | ADC1 | A/D control register 1 | R/W | 00000000 |
| 0031н | ADC2 | A/D control register 2 | R/W | 00000001 |
| 0032н | ADDH | A/D data register H | R/W | 000000XX |
| 0033н | ADDL | A/D data register L | R/W | XXXXXXXX |
| 0034н | ADEN | A/D enable register | R/W | 00000000 |
| 0035н to 0038н | | Access prohibited | | |
| 0039н | SMR | Serial mode register | R/W | 00000000 |
| 003Ан | SDR | Serial Data register | R/W | XXXXXXXX |
| 003Вн to 0040н | | Access prohibited | | |
| 0041н | TCCR1 | Capture control register 1 | R/W | 0000000 |
| 0042н | TCR11 | Timer 1 control register 1 | R/W | 000-0000 |
| 0043н | TCR01 | Timer 0 control register 1 | R/W | 00000000 |
| 0044н | TDR11 | Timer 1 Data register 1 | R/W | XXXXXXXX |
| 0045н | TDR01 | Timer 0 Data register 1 | R/W | XXXXXXXX |
| 0046н | TCPH1 | Capture status register H1 | R | XXXXXXXX |
| 0047н | TCPL1 | Capture status register L1 | R | XXXXXXXX |
| 0048н | TCR21 | Timer output control register 1 | R/W | 00 |
| 0049н | TCSL | Capture input select register | R/W | 0 |
| 004Ан to 005Fн | | Access prohibited | | |
| 0060н | XCRS* | External/CR(built-in)oscillation clock control register | R/W | 00-00010 |
| 0061н to 006Fн | | Access prohibited | • | • |
| | ı | | | (Continued) |

(Continued)

| Address | Register name | Register description | Read/write | Initial value |
|-------------------|---------------|--------------------------------------|------------|---------------|
| 0070н | PUL0 | Port 0 pull-up setting register | R/W | 00000000 |
| 0071н | PUL1 | Port 1 pull-up setting register | R/W | 00000000 |
| 0072н | PUL2 | Port 2 pull-up setting register | R/W | 0000 |
| 0073н | PUL3 | Port 3 pull-up setting register | R/W | 0 |
| 0074н to 0079н | | Access prohibited | | |
| 007Ан | FMCS | Flash memory control status register | R/W | 000000-0 |
| 007Вн | ILR1 | Interrupt level setting register 1 | W | 11111111 |
| 007Сн | ILR2 | Interrupt level setting register 2 | W | 11111111 |
| 007Dн | ILR3 | Interrupt level setting register 3 | W | 11111111 |
| 007Ен | ILR4 | Interrupt level setting register 3 | W | 11111111 |
| 007Fн | | Access prohibited | | |

^{*:} Only for MB89215, MB89F217, MB89P215

Description of write/read symbols:

R/W: Read/write enabled

R : Read only W : Write only

Description of initial values

0 : This bit initialized to "0".1 : This bit initialized to "1".

X: The initial value of this bit is undefined.

- : This bit is not defined.

Note: If a bit manipulation instruction accesses the serial mode register (SMR), a write-only register, or a register containing a write-only bit, the bit focused on by the instruction is set to a prescribed value but a malfunction occurs when the other bits contains a write-only bit. Do not use bit manipulation instructions to access such registers.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Cumbal | Rat | ing | Unit | Remarks |
|--------------------------------|--------------|-------------|-----------|------|--|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| Power supply voltage | Vcc | Vss - 0.3 | Vss + 6.0 | V | |
| Input voltage | Vı | Vss - 0.3 | Vcc + 0.3 | V | *2 |
| Output voltage | Vo | Vss - 0.3 | Vss + 6.0 | V | |
| Maximum clamp current | ICLAMP | - 0.4 | + 0.4 | mA | *1 |
| Maximum clamp total current | Σ ICLAMP | _ | 10 | mA | *1 |
| "L" level output current | lol | _ | 10 | mA | |
| "L" level average current | lolav | _ | 4 | mA | Average value (operating current × operating duty) |
| "L" level total output current | Σ loL | _ | 50 | mA | |
| "H" level output current | Іон | _ | - 10 | mA | |
| "H" level average current | Іонач | _ | - 4 | mA | Average value (operating current × operating duty) |
| "H" level total output current | ΣІон | _ | - 50 | mA | |
| Power concumption | Pd | _ | 200 | mW | MB89215, MB89P215 |
| Power consumption | Fu | _ | 300 | mW | MB89F217 |
| Storage temperature | Tstg | - 55 | + 150 | °C | |


^{*1: •} Applicable to pins: P00 to P07, P10 to P17, P20 to P23, P30 to P31

- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.

(Continued)

(Continued)

• Sample recommended circuits :




*2 : If the maximum current to/from an input is limited by some means with external components, the Iclamp rating supersedes the V_I rating.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

| Parameter | Symbol | Va | lue | Unit | Remarks | |
|-----------------------|----------|-----------|-----------|-------|---|--|
| Parameter | Syllibol | Min | Max | Offic | Kemarks | |
| Power supply voltage | Vcc | 3.5 | 5.5 | V | Normal Operation Assurance Range | |
| | | 3.0 | 5.5 | V | RAM status in stop mode | |
| | ViH | 0.7 Vcc | Vcc + 0.3 | V | P31,UI | |
| Input "H" voltage | Vihs | 0.8 Vcc | Vcc + 0.3 | V | MODA, MOD0, MOD1, RST, P00 to P07, P10 to P17, P20 to P23, P30, INT0 to INT2, EC0, EC1, SCK, SI, UCK | |
| | VIL | Vss - 0.3 | 0.3 Vcc | V | P31,UI | |
| Input "L" voltage | VILS | Vss - 0.3 | 0.2 Vcc | V | MODA, MOD0, MOD1, RST, P00 to P07, P10 to P17, P20 to P23, P30, INT0 to INT2, EC0, EC1, SCK, SI, UCK | |
| Operating temperature | Та | - 40 | + 105 | °C | | |



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = 0.0 V, FcH = 10 MHz (external clock), Ta = $-40 \, ^{\circ}\text{C}$ to $+105 \, ^{\circ}\text{C}$)

| D | | | D' | 0 1111 | | Value | <u>·</u> | 1114 | |
|-----------------------------|--------|--------------------|--|---------------------------------|-----------|-------|-----------|------|--------------------------------------|
| Parameter | Symbol | | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| | ViH | P31, | UI | _ | 0.7 Vcc | _ | Vcc + 0.3 | V | |
| "H" level input voltage | Vins | RST P10 P30, | DA, MOD0, MOD1, , P00 to P07, to P17,P20 to P23, INT0 to INT2, EC0, , SCK, SI, UCK | _ | 0.8 Vcc | _ | Vcc + 0.3 | V | |
| | VIL | P31, | UI | _ | Vss - 0.3 | _ | 0.3 Vcc | V | |
| "L" level input voltage | VILS | RST P10 P30, | DA, MOD0, MOD1, , P00 to P07, to P17,P20 to P23, INT0 to INT2, EC0, , SCK, SI, UCK | _ | Vss-0.3 | _ | 0.2 Vcc | V | |
| "H" level output voltage | Vон | | to P07, P10 to P17, to P23, P30 | Vcc = 4.5 V, IoH = -4.0 mA | Vcc – 0.5 | _ | _ | V | |
| "L" level output voltage | Vol | | to P07, P10 to P17, to P23, P30, RST | Vcc = 4.5 V, IoL = 4.0 mA | _ | | 0.4 | V | |
| Input leak current | lu | P20 | to P07, P10 to P17, to P23, P30, P31, DA, MOD0, MOD1 | 0.45 V < Vı < Vcc | _ | | ± 5 | μΑ | Without pull-up resistance specified |
| Pullup resistance | RPULL | | to P07,P10 to P17, to P23, P30, RST | V _I = 0.0 V | 25 | 50 | 100 | kΩ | |
| | | | | | _ | 8 | 12 | mΑ | MB89215 |
| | | | At normal | When A/D convereter stops | | 6 | 10 | mA | MB89F217 |
| | Icc | | operating | | | 6 | 9 | mA | MB89P215 |
| | ICC | | (External clock, |) A / D | _ | 11 | 15 | mA | MB89215 |
| | | | Max gear speed) | When A/D convereter starts | | 8 | 13 | mA | MB89F217 |
| Power supply | | Vcc | | | _ | 8 | 12 | mA | MB89P215 |
| current | | | at sleep mode | When A/D | | 4 | 6 | mΑ | MB89215 |
| | Iccs | | (External clock, Max gear speed) | convereter stops | _ | 3 | 5 | mA | MB89F217, MB89P215 |
| | | | At stop mode | When A/D | _ | | 1 | μΑ | MB89215 |
| | Іссн | | Ta = +25 °C (External clock) | convereter stops | _ | _ | 10 | μΑ | MB89F217, MB89P215 |
| Input capacitance | Cin | Othe | er than Vcc and Vss | | | 5 | 15 | pF | MB89F217, MB89P215 |


4. AC Characteristics

(1) Reset Timing

$$(Vss = 0.0 V, Ta = -40 °C to +105 °C)$$

| Parameter | Symbol | Condition | Value | | Unit | Remarks |
|---------------------------|---------------|-----------|-----------|---|-------|---------|
| raiametei | Syllibol | Condition | Min Max | | Oille | Remarks |
| RST "L" level pulse width | t zlzh | _ | 48 thcyl* | _ | ns | |


*: they : Oscillation clock one cycle time



(2) Power-on reset

$$(Vss = 0.0 V, Ta = -40 °C to +105 °C)$$

| Parameter | Symbol | Condition | Va | lue | Unit | Remarks | |
|--------------------|------------|-----------|-----|-----|------|------------------------|--|
| Faranietei | Symbol | Condition | Min | Max | Onit | remarks | |
| Power on time | t R | _ | _ | 50 | ms | | |
| Power shutoff time | toff | _ | 1 | _ | ms | For repeated operation | |




Note: The supply voltage must be set to minimum value required for operation within the prescribed default oscillation setting time.

(3) Clock Timing

$$(Vss = 0.0 \text{ V}, Ta = -40 ^{\circ}\text{C to} +105 ^{\circ}\text{C})$$


| Parameter | Symbol | Condition | Va | lue | Unit | Domarko |
|-----------------------------|-------------------|----------------------------|-----|------|------|---------|
| Farameter | Symbol | Condition | Min | Max | Onit | Remarks |
| Clock frequency | F _{CH-1} | | 1 | 12.5 | MHz | |
| Clock cycle time | txcyL | Crystal or | 80 | 1000 | ns | |
| Input clock pulse width | twн twL | ceramic oscillation | 20 | _ | ns | |
| Input clock rise, fall time | tcr tcr | | _ | 10 | ns | |
| Oscillation frequency | F _{CH-2} | CR(built-in) oscillator | 8.5 | 11.5 | MHz | |

• X0 and X1 Timing and application Conditions




• Clock application Conditions


Using crystal oscillator or ceramic oscillator



Using external clock



Using CR (built-in) oscillator




(4) Instruction Cycle

$$(Vss = 0.0 V, Ta = -40 °C to +105 °C)$$

| Parameter | Symbol | Value | Unit | Remarks |
|--|---------------|---------------------------------|------|--|
| Instruction cycle (instruction execution time) | t INST | 4/Fcн, 8/Fcн, 16/Fcн, 64/Fcн | 116 | When operating at FcH = 10 MHz tINST = 0.4 µs (4/FcH) |

Fch: Oscillation frequency (Operating clock frequency after switching between external and CR (internal) oscillator clocks)

(5) Recommended Resonator Manufactures



| Resonator manufacture | Resonator | Frequency (MHz) | C ₁ | C ₂ | R |
|-----------------------|------------------|-----------------|-----------------------|----------------|-------|
| | CSTLS4M00G56-B0 | 4.00 | built-in | built-in | 680 Ω |
| | CSTCR4M00G55-R0 | 4.00 | built-in | built-in | 680 Ω |
| Murata Mfg. Co., Ltd. | CSTLS8M00G53-B0 | 8.00 | built-in | built-in | _ |
| Murata Mig. Co., Ltd. | CSTCC8M00G53-R0 | 8.00 | built-in | built-in | _ |
| | CSTLS10M0G53-B0 | 10.00 | built-in | built-in | _ |
| | CSTCC10M00G53-R0 | 10.00 | built-in | built-in | |

Inquiry: • Murata Electronics North America Inc : TEL +1-404-436-1300

• Murata Europe Management GmbH : TEL +49-911-66870


• Murata Electronics Singapore (p/e) : TEL +65-758-4233

(6) Peripheral Input Timing

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, Ta = -40 °C to +105 °C)

| Parameter | Symbol | Symbol Pin name — | | lue | Unit | Remarks |
|----------------------------------|---------------|-------------------|------------------|-----|------|---------|
| raiailletei | Symbol | riii iiaiiie | Min | Max | Onit | Remarks |
| Peripheral input "H" pulse width | t ılıH | INT0 to INT2, | 2 t INST* | | μs | |
| Peripheral input "L" pulse width | tıнıL | EC0, EC1 | 2 tinst* | | μs | |

*: For tinst see " (4) Instruction Cycle".




(7) Serial I/O Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \text{ }^{\circ}\text{C to} +105 \text{ }^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Value | | Hnit | Remarks |
|--|---------------|----------|--------------------------------|------------|-----|------|---------|
| | | | | Min | Max | Onit | Remarks |
| Serial clock cycle time | tscyc | SCK | Internal clock operation | 2 tinst* | _ | μs | |
| $SCK \downarrow \to SO$ time | t sLov | SCK, SO | | - 200 | 200 | ns | |
| Valid SI → SCK ↑ | t ıvsh | SCK, SI | | 0.5 tinst* | _ | μs | |
| $SCK \uparrow \to Valid \; SI \; hold \; time$ | t sнıx | SCK, SI | | 0.5 tinst* | _ | μs | |
| Serial clock "H" pulse width | t shsl | SCK | External clock operation | tinst* | _ | μs | |
| Serial clock "L" pulse width | t slsh | SCK | | tinst* | _ | μs | |
| $SCK \downarrow \to SO$ time | t sLov | SCK, SO | | 0 | 200 | ns | |
| Valid SI → SCK ↑ | tıvsн | SCK, SI | | 0.5 tinst* | | μs | |
| $SCK \uparrow \rightarrow Valid SI hold time$ | t sнıx | SCK, SI | | 0.5 tinst* | _ | μs | |

*: For tinst see " (4) Instruction Cycle".




(8) LIN-UART timing

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, Ta = -40 °C to +105 °C)

| Parameter | Symbol | Pin name | Condition | Value | | Unit | Domorko |
|--|---------------|-----------------------|--------------------------------|-------------------------|-----|------|----------|
| | | | | Min | Max | Unit | Remarks |
| Serial clock cycle time | tscyc | UCK | Internal clock operation | 2 tinst* | _ | μs | |
| $UCK \downarrow \to UO$ time | tslov | UCK, UO | | - 200 | 200 | ns | |
| Valid UI → UCK ↑ | t ıvsh | UCK, UI | | 0.5 tinst* | _ | μs | |
| $UCK \uparrow \to Valid \; UI \; hold \; time$ | t sHIX | UCK, UI | | 0 | | μs | |
| $UCK \downarrow \to UO$ time | tslov | UCK, UO | | - 200 | 200 | ns | SCDE = 1 |
| UCK (delay) \downarrow \rightarrow UO time | t sclk | UCK (delay), UO | | - 0.5 tinst* | _ | μs | SCDE = 1 |
| $UCK \downarrow \to UCK \ (delay) \downarrow$ | tsdel | UCK, UCK (de- lay) | | 0.5 tinst* | _ | μs | SCDE = 1 |
| Serial clock "H" pulse width | t shsl | UCK | External clock operation | 1.5 tinst* | _ | μs | |
| Serial clock "L" pulse width | t slsh | UCK | | 1.5 t _{INST} * | | μs | |
| $UCK \downarrow \to UO \ time$ | tslov | UCK, UO | | tinst* | _ | μs | |
| Valid UI → UCK ↑ | t ıvsh | UCK, UI | | 0 | | μs | |
| $UCK \uparrow \to Valid \; UI \; hold \; time$ | t sнıx | UCK, UI | | 0.5 tinst* | | μs | |

^{*:} For tinst see " (4) Instruction Cycle".



5. A/D Converter

(1) A/D converter electrical characteristics

(Vcc = 5.0 V + 10%, Vss = 0.0 V, Ta = $-40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Value | | | | Remarks |
|-------------------------------|------------------|---------------|---------------|-------------------|------|---------|
| Farameter | | Min | Тур | Max | Unit | Remarks |
| Resolution | | _ | _ | 10 | bit | |
| Total error | | - 5.0 | _ | + 5.0 | LSB | |
| Linearity error |] | - 3.0 | | + 3.0 | LSB | |
| Differential linear error | | - 2.5 | _ | + 2.5 | LSB | |
| Zero transition voltage | Vот | Vss - 3.5 LSB | Vss + 0.5 LSB | Vss + 4.5 LSB | V | |
| Full-scale transition voltage | V _{FST} | Vcc – 6.5 LSB | Vcc – 1.5 LSB | Vcc + 2.0 LSB | V | |
| A/D mode conversion time | _ | _ | _ | 38 t INST* | μs | |
| Analog input current | lain | _ | _ | 10 | μΑ | |
| Analog input voltage range | | 0 | _ | Vcc | V | |

^{*:} For tinst see " (4) Instruction Cycle" in "4. AC Characteristics".

(2) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linear error (Unit : LSB)


The deviation between the value along a straight line connecting the zero transition point("00 0000 0000° \longleftrightarrow 00 0000 0001°) of a device and the full-scale transition point ("11 1111 1111" \longleftrightarrow 11 1111 1110"), compared with the actual conversion values obtained.

• Differential linear error (Unit : LSB)


Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• Total error (Unit : LSB)

The difference between theoretical conversion value and actual conversion value.



(Continued)




(3) Precautionary Information of A/D conversion

• Input Impedance of Analog Input Pins

The A/D converter has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 16 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to $4 \text{ k}\Omega$ or less.

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.



About errors

The smaller the absolute value |Vcc - Vss| is, the greater the relative error becomes.

6. Electrical Characteristics of Flash Memory

• Programming and erasing characteristics


| Parameter | | Symbol | Pin Name | Condition | Value | | Unit | Remarks | | |
|-------------------------|--|------------------------------|-------------|-----------|-------------|-----|------|---------|------------|--|
| r ai ailletei | | | | | Min | Тур | Max | Onit | Neillai KS | |
| Power supply current *1 | | | IFWE | Vcc | Vcc = 5.0 V | | _ | 40 | mΑ | |
| Sector erase time | Per 1 sector, constant value independent with sector capacitance | Successful completion time | _ | _ | _ | _ | 1 | 15 | S | |
| | | Unsuccessful completion time | _ | | | | | *2 | | |
| Programming time | Per 1 byte | Successful completion time | | | _ | | 8 | 3600 | μs | |
| | | Unsuccessful completion time | | _ | _ | _ | 650 | 3600 | μs | |

^{*1:} Embedded Algorithm executing.


^{*2 :} If a fault occurs during sector erasing, detection via DQ_5 may not be available ($DQ_5 = 1$ may not occur) . Accordingly, a fault must be assumed after 15 s, even if DQ_5 does not go to "1".


■ EXAMPLE CHARACTERISTICS


(1) Power Supply Current




(Continued)









(2) Frequency Characteristics







■ MASK OPTIONS

| No | Part number | MB89215 | MB89F217 | MB89P215 | MB89PV210 |
|----|--|---------|----------------------------|--------------|-----------|
| NO | Specifying procedure | | | | |
| 1 | Initial value* selection of internal clock oscillation stabilization wait time (at FcH = 10 MHz) • 01 : 214/FcH (Approx. 1.63 ms) • 10 : 217/FcH (Approx. 13.1 ms) • 11 : 218/FcH (Approx. 26.2 ms) | | 2 ¹⁸ /Fсн (Аррі | ox. 26.2 ms) | |
| 2 | Power-on reset ON • Power-on reset OFF | Yes | | | |
| 3 | Reset pin output Reset output ON Reset output OFF | | Ye | es | |


Fсн: Base oscillator

■ ORDERING INFORMATION


| Part number | Package | Remarks | | |
|---|--------------------------------------|---------|--|--|
| MB89215PFV MB89P215PFV | 30-pin Plastic SSOP (FPT-30P-M02) | | | |
| MB89215PFM MB89F217PFM | 48-pin Plastic QFP (FPT-48P-M13) | | | |
| MB89PV210CF 48-pin Ceramic MQFP (MQP-48C-P02) | | | | |

^{*:} Initial value to which the oscillation setting time bit (sync: WT1, WT0) in the system clock control register is set.


■ PACKAGE DIMENSIONS



(Continued)



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0405

© FUJITSU LIMITED Printed in Japan