



L6208 FULLY INTEGRATED TWO PHASE STEPPER MOTOR DRIVER


by Domenico Arrigo, Vincenzo Marano and Thomas Hopkins

Modern motion control applications need more flexibility that can be addressed only with specialized IC products. The L6208 is a fully integrated stepper motor driver IC specifically developed to drive a wide range of two phase (bipolar) stepper motors. This IC is a one-chip cost effective solution that includes several unique circuit design features. These features, including a decoding logic that can generate three different stepping sequences, allow the device to be used in many applications including microstepping. The principal aim of this development project was to produce an easy to use, fully protected power IC. In addition several key functions such as protection circuit and PWM current control drastically reduce external components count to meet requirements for many different applications.

Introduction

The L6208 is a highly integrated, mixed-signal power IC that allows the user to easily design a complete motor control system for two-phase bipolar stepper motors. Figure 1 shows the L6208 block diagram. The IC integrates eight Power DMOS, a centralized logic circuit which implements the phase generation and a constant t_{OFF} PWM current control technique (*Quasi-Synchronous mode*) for each of the two phases of the motor plus other added features for safe operation and flexibility.

Figure 1. L6208 block diagram.



Designing an Application with L6208


Current Ratings

With MOSFET (DMOS) devices, unlike bipolar transistors, current under short circuit conditions is, at first approximation, limited by the $R_{DS(ON)}$ of the DMOS themselves and could reach very high values. L6208 *Out* pins and the two V_{SA} and V_{SB} pins are rated for a maximum of 2.8A r.m.s. and 5.6A peak, corresponding to a total (for the whole IC) 5.6A rms (11.2A peak). These values are meant to avoid damaging metal structures, including the metallization on the die and bond wires. In practical applications, though, maximum allowable current is less than these limits (see *Power Management* section). The device has a built-in Over Current Detection (OCD) that provides protection against short circuits between the outputs and between an output and ground (see *Over Current Protection* section).

Voltage Ratings and Operating Range

The L6208 requires a single supply voltage (V_S), for the motor supply. Internal voltage regulators provide the 5V and 10V required for the internal circuitry. The operating range for V_S is 8 to 52V. To prevent working into undesirable low voltage supply an *Under Voltage Lock Out (UVLO)* circuit shuts down the device when supply voltage falls below 6V; to resume normal operating conditions, V_S must then exceed 7V. The hysteresis is provided to avoid false intervention of the UVLO function during fast V_S ringings. It should be noted, however, that DMOS's $R_{DS(ON)}$ is a function of the V_S supply voltage. Actually, when V_S is less than 12V, $R_{DS(ON)}$ is adversely affected, and this is particularly true for the High Side DMOS that are driven from V_{BOOT} supply. This supply is obtained through a charge pump from the internal 10V supply, which will tend to reduce its output voltage below 10V when V_S goes below 12V. Figure 2 shows the normalized $R_{DS(ON)}$ of the high side DMOS versus the supply voltage of their gate drivers ($V_{BOOT} - V_S$).

Figure 2. Normalized High-side $R_{DS(ON)}$ versus Gate Drivers supply voltage.



Note that V_S must be connected to both V_{SA} and V_{SB} since the bootstrap voltage (at V_{BOOT} pin) is the same for the two H-bridges. The integrated DMOS have a rated Drain-Source breakdown voltage of 60V. However V_S should be kept below 52V, since in normal working conditions the DMOS see a V_{ds} voltage that will exceed V_S supply. In particular, when using the *fast decay* mode, at the beginning of the off-time (when all the DMOS are off during dead-time) the *SENSE* pin sees a negative spike due to an inevitable parasitic inductance of the PCB path from the pin to GND. This spike is followed by a stable negative voltage due to the drop on R_{SENSE} . One of the two *OUT* pins of the bridge sees a similar behavior, but with a slightly larger voltage due to the forward recovery time of the integrated freewheeling diode and the forward voltage drop across it (see Figure 3). Typical duration of this spike is 30ns. At the same time, the other *OUT* pin of the same bridge sees a voltage above V_S , due to the PCB inductance and voltage drop across the high-side (integrated) freewheeling diode, as the current

reverses direction and flows into the bulk capacitor. It turns out that, in fast decay, the highest differential voltage is observed between the two *OUT* pins of the same bridge, at the beginning of the off-time, and this must always be kept below 60V [3]. The same high voltage condition exists when a step is made and the direction of current flow reverses in the bridge.

Figure 3. Currents and voltages during the *dead time* at the beginning of the *off-time*.





Figure 4 shows the voltage waveforms at the two *OUT* pins referring to a possible practical situation, with a peak output current of 2.8A, $V_S = 52V$, $R_{SENSE} = 0.33\Omega$, $T_J = 25^\circ C$ (approximately) and a good PCB layout. Below ground spike amplitude is -2.65V for one output; the other *OUT* pin is at about 57V. In these conditions, total differential voltage reaches almost 60V, which is the absolute maximum rating for the DMOS. Keeping differential voltage between two Output pins belonging to the same Full Bridge within rated values is a must that can be accomplished with proper selection of Bulk capacitor value and equivalent series resistance (ESR), according to current peaks and chopping style and adopting good layout practices to minimize PCB parasitic inductances (see below) [3].

Figure 4. Voltage at the two outputs at the beginning of the *off-time*.



Choosing the Bulk Capacitor

Since the bulk capacitor, placed between V_S and GND pins, is charged and discharged during IC operation, its **AC current capability** must be greater than the r.m.s. value of the charge/discharge current. This current flows from the capacitor to the IC during the on-time (t_{ON}) and from the IC (in fast decay; from the power supply in slow decay) to the capacitor during the off-time (t_{OFF}). The r.m.s. value of the current flowing into the bulk capacitor depends on peak output current, output current ripple, switching frequency, duty-cycle and chopping style. It also depends on power supply characteristics. A power supply with poor high frequency performances (or long, inductive connections to the IC) will cause the bulk capacitor to be recharged slowly: the higher the current control switching frequency, the higher the current ripple in the capacitor; r.m.s. current in the capacitor, however, does not exceed the r.m.s. output current. Bulk capacitor value (C) and the **ESR** determine the amount of voltage ripple on the capacitor itself and on the IC. In slow decay, neglecting the *dead-time* and output current ripple, and assuming that during the *on-time* the capacitor is not recharged by the power supply, the voltage at the end of the *on-time* is:

$$V_S - I_{OUT} \cdot \left(ESR + \frac{t_{ON}}{C} \right),$$

so the supply voltage ripple is:

$$I_{OUT} \cdot \left(ESR + \frac{t_{ON}}{C} \right),$$

where I_{OUT} is the output current. With fast decay, instead, recirculating current recharges the capacitor, causing the supply voltage to exceed the nominal voltage. This can be very dangerous if the nominal supply voltage is close to the maximum recommended supply voltage (52V). In fast decay the supply voltage ripple is about :

$$I_{OUT} \cdot \left(2 \cdot ESR + \frac{t_{ON} + t_{OFF}}{C} \right),$$

always assuming that the power supply does not recharge the capacitor, and neglecting the output current ripple and the dead-time. Usually (if $C > 100 \mu F$) the capacitance role is much less than the ESR, then supply voltage ripple can be estimated as:

$$I_{OUT} \cdot ESR \text{ in slow decay}$$

$$2 \cdot I_{OUT} \cdot ESR \text{ in fast decay}$$

For Example, if a maximum ripple of 500mV is allowed and $I_{OUT} = 2A$, the capacitor ESR should be lower than:

$$ESR < \frac{0.5V}{2A} = 250m\Omega \text{ in slow decay, and}$$


$$ESR < \frac{1}{2} \cdot \frac{0.5V}{2A} = 125m\Omega \text{ in fast decay.}$$

Actually, current sunk by V_{SA} and V_{SB} pins of the device is subject to higher peaks due to reverse recovery charge of internal freewheeling diodes. Duration of these peaks is, tough, very short, and can be filtered using a small value (100÷200 nF), good quality ceramic capacitor, connected as close as possible to the V_{SA} , V_{SB} and GND pins of the IC. Bulk capacitor will be chosen with **maximum operating voltage** 25% greater than the maximum supply voltage, considering also power supply tolerances. For example, with a 48V nominal power supply, with 5% tolerance, maximum voltage is 50.4V, then operating voltage for the capacitor should be at least 63V.

Layout Considerations

Working with devices that combine high power switches and control logic in the same IC, careful attention has to be paid to the PCB layout. In extreme cases, Power DMOS commutation can induce noises that could cause improper operation in the logic section of the device. Noise can be radiated by high dv/dt nodes or high di/dt paths, or conducted through GND or Supply connections. Logic connections, especially high-impedance nodes (actually all logic input, see further), must be kept far from switching nodes and paths. With the L6208, in particular, external components for the charge pump circuitry should be connected together through short paths, since these components are subject to voltage and current switching at relatively high frequency (750kHz). Primary mean in minimizing conducted noise is working on a good GND layout (see Figure 5).

Figure 5. Typical Application and Layout suggestions.




High current GND tracks (i.e. the tracks connected to the sensing resistors) must be connected directly to the negative terminal of the bulk capacitor. A good quality, high-frequency bypass capacitor is also required (typically a 100nF÷200nF ceramic would suffice), since electrolytic capacitors show a poor high frequency performance. Both bulk electrolytic and high frequency bypass capacitors have to be connected with short tracks to V_{SA} , V_{SB} and GND. On the L6208 GND pins are the *Logic* GND, since only the quiescent current flows through them. Logic GND and Power GND should be connected together in a *single point*, the bulk capacitor, to keep noise in the Power GND from affecting Logic GND. Specific care should be paid layouting the path from the *SENSE* pins through the sensing resistors to the negative terminal of the bulk capacitor (Power Ground). These tracks must be as short as possible in order to minimize parasitic inductances that can cause dangerous voltage spikes on *SENSE* and *OUT* pins (see the *Voltage Ratings and Operating Range* section); for the same reason the capacitors on V_{SA} , V_{SB} and GND should be very close to the GND and supply pins. Refer to the Sensing Resistors section for information on selecting the sense resistors. Traces that connect to V_{SA} , V_{SB} , *SENSE_A*, *SENSE_B*, and the four *OUT* pins must be designed with adequate width, since high currents are flowing through these traces, and layer changes should be avoided. Should a layer change prove necessary, multiple and large via holes have to be used. A wide GND copper area can be used to improve power dissipation for the device.

Figure 6 shows two typical situations that must be avoided. An important consideration about the location of the bulk capacitors is the ability to absorb the inductive energy from the load, without allowing the supply voltage to exceed the maximum rating. The diode shown in Figure 6 prevents the recirculation current from reaching the capacitors and will result in a high voltage on the IC pins that can destroy the device. Having a switch or a power

AN1451 APPLICATION NOTE

connection that can disconnect the capacitors from the IC, while there is still current in the motor, will also result in a high voltage transient since there is no capacitance to absorb the recirculation current.

Figure 6. Two situations that must be avoided.



Sensing Resistors

Each motor winding current is flowing through the corresponding sensing resistor, causing a voltage drop that is used, by the logic, to control the peak value of the load current. Two issues must be taken into account when choosing the R_{SENSE} value:

- The sensing resistor dissipates energy and provides dangerous negative voltages on the $SENSE$ pin during the current recirculation. For this reason the resistance of this component should be kept low.
- The voltage drop across R_{SENSE} is compared with the reference voltage (on V_{ref} pin) by the internal comparator. The lower is the R_{SENSE} value, the higher is the peak current error due to noise on V_{ref} pin and to the input offset of the current sense comparator: too small values of R_{SENSE} must be avoided.

A good compromise is calculating the sensing resistor value so that the voltage drop, corresponding to the peak current in the load (I_{peak}), is about 0.5 V: $R_{SENSE} = 0.5 \text{ V} / I_{peak}$

It should be clear that sensing resistor must absolutely be non-inductive type in order to avoid dangerous negative spikes on $SENSE$ pins. Wire-wound resistors cannot be used here, while Metallic film resistors are recommended for their high peak current capability and low inductance. For the same reason the connections between the $SENSE$ pins, C6, C7, V_{SA} , V_{SB} and GND pins (see Figure 5) must be taken as short as possible (see also the *Layout Considerations* section).

The power rating of the sensing resistors can be calculated as follows:

$$\text{Fast Decay Recirculation: } P_R \approx I_{rms}^2 \cdot R_{SENSE}$$

$$\text{Slow Decay Recirculation: } P_R \approx I_{rms}^2 \cdot R_{SENSE} \cdot D,$$

since in this case the current does not flow through R_{SENSE} during the current recirculation. D is the duty-cycle of the PWM current control, I_{rms} is the r.m.s. value of the load current.

Using multiple resistors in parallel will help to obtain the required power rating with standard resistors, and re-

duce the inductance.

R_{SENSE} tolerance reflects on the peak current error: 1% resistors should be preferred.


The following table shows R_{SENSE} recommended values and power ratings for typical r.m.s. and peak current values.

$I_{pk} - I_{rms}$ [A]	R_{SENSE} Value [Ω]	R_{SENSE} Power Rating [W] (fast decay)	Alternatives
0.5 - 0.45	1	0.25	
1 - 0.9	0.5	0.5	2 X 1 Ω , 0.25W paralleled
1.5 - 1.35	0.33	0.75	3 X 1 Ω , 0.25W paralleled
2 - 1.8	0.25	1	4 X 1 Ω , 0.25W paralleled

Charge pump external components

An internal oscillator, with its output at CP pin, switches from GND to 10V with a typical frequency of 750kHz (see Figure 7).

Figure 7. Charge Pump.



When the oscillator output is at ground, C₅ is charged by V_S through D₂. When it rises to 10V, D₂ is reverse biased and the charge flows from C₅ to C₈ through D₁, so the V_{BOOT} pin, after a few cycles, reaches the maximum voltage of V_S + 10V - V_{D1} - V_{D2}, which supplies the high-side gate drivers.

With a differential voltage between V_S and V_{BOOT} of about 9V and both the bridges switching at 50kHz, the typical current drawn by the V_{BOOT} pin is 1.85 mA.


Resistor R₄ is added to reduce the maximum current in the external components and to reduce the slew rate of the rising and falling edges of the voltage at the CP pin, in order to minimize interferences with the rest of the circuit. For the same reason care must be taken in realizing the PCB layout of R₄, C₅, D₁, D₂ connections (see also the *Layout Considerations* section). Recommended values for the charge pump circuitry are:

- D₁, D₂ : 1N4148
- R₄ : 100 Ω
- C₅ : 10nF 100V ceramic
- C₈ : 220nF 100V ceramic

AN1451 APPLICATION NOTE


Due to the high charge pump frequency, fast diodes are required. Using slow diodes (like 1N4001) will cause the IC quiescent current to increase up to 30mA or more (instead of 5.5mA), and the boot voltage to be much lower.

Figure 8. Current in the charge pump diodes.



With $R4 = 100\Omega$, during operation at $V_S = 52V$, the maximum current in the external diodes is limited to a typical value of 25mA (see Figure 8), while at startup, when V_S is provided to the IC, the current peak in the diodes and its duration depends on the value of the bulk capacitor and the power supply impedance (i.e. the slew rate of the supply voltage; Figure 9 reports an example). 1N4148 diodes withstand more than 3A for $1\mu s$, and the maximum reverse voltage is 75V, so they should fit for the majority of applications.


Figure 9. Example of the current peak in the charge pump diodes at startup.



If high current peaks in the diodes are experienced at startup (when the supply voltage is applied), $R4$ can

be reduced to 50Ω and a second 50Ω resistor ($R14$) can be introduced in series with $D2$, as in Figure 10.

Figure 10. Adding a second resistor allows reducing current peak in the diodes at startup.



If more than one device is used in the application, it's possible to use the charge pump from one L6208 to supply the V_{BOOT} pins of several ICs. The unused CP pins on the slaved devices are left unconnected, as shown in Figure 11. A $100nF$ capacitor ($C8$) should be connected to the V_{BOOT} pin of each device.

The higher the number of devices sharing the same charge pump, the lower will be the differential voltage available for gate drive ($V_{BOOT} - V_S$), causing a higher $R_{DS(ON)}$ for the high side DMOS, so higher dissipating power.

In this case it's recommended to omit the resistor on the CP pin, obtaining a higher current capability of the charge pump circuitry.

Better performance can also be obtained using a $33nF$ capacitor for $C5$ and using schottky diodes (BAT49 are recommended). Figure 12 shows the high side $R_{DS(ON)}$ (normalized at only one device) versus the number of devices sharing the same charge pump, considering each device working in normal drive (which is the worst case since both the two bridges are switching at the same time) at a switching frequency of $50kHz$. Sharing the same charge pump circuitry for more than 3+4 devices is not recommended.

Figure 11. Sharing the charge pump circuitry.





Figure 12. Normalized high side R_{DS(ON)} versus number of ICs using the same charge pump circuitry.



Reference Voltage

The device has two analog inputs, V_{refA} and V_{refB}, connected to the internal sense comparators, to control the peak value of the motor current through the integrated PWM circuitry. In typical applications these pins are connected together, in order to obtain the same current in the two motor windings (one exception is the microstepping operation; see the related section). A fixed reference voltage can be easily obtained with a resistive divider from an available 5 V voltage rail (maybe the one supplying the μC or the rest of the application) and GND.

A very simple way to obtain a variable voltage without using a DAC is to low-pass filter a PWM output of a μC (see Figure 13).

Assuming that this output swings from 0 to 5V, the resulting voltage will be:


$$V_{ref} = \frac{5V \cdot D_{\mu C} \cdot R_{DIV}}{R_{LP} + R_{DIV}}$$

where $D_{\mu C}$ is the duty-cycle of the PWM output of the μC .

With $R_{LP} = 5.6k\Omega$, $R_{DIV} = 1.5k\Omega$, $C_{LP} = 100nF$ and a μC PWM frequency of 100kHz, the remaining ripple on the V_{ref} voltage will be about 20mV. Using higher values for R_{LP} , R_{DIV} and C_{LP} will reduce the ripple, but the reference voltage will take more time to vary after changing the duty-cycle of the μC PWM, and too high values of R_{LP} will also increase the impedance of the V_{ref} net at low frequencies, causing a poor noise immunity.

As sensing resistor values are typically kept small, a small noise on V_{ref} input pins might cause a considerable error in the output current. It's then recommended to decouple these pins with ceramic capacitors of some tens of nF, placed very close to V_{ref} and GND pins. Note that V_{ref} pins cannot be left unconnected, while, if connected to GND, zero current is not guaranteed due to voltage offset in the sense comparator. The best way to cut down (IC) power consumption and clear the load current is pulling down the EN pin. In slow decay, with very small reference voltage, PWM integrated circuitry can loose control of the current due to the minimum allowed duration of t_{ON} (see the *Programmable off-time Monostable* section).


Figure 13. Obtaining a variable voltage through a PWM output of a μC .



Input Logic pins

CW/CCW, *CONTROL*, *RESET*, *HALF/FULL*, *CLOCK* are CMOS/TTL compatible logic input pins. The input comparator has been realized with hysteresis to ensure the required noise immunity. Typical values for turn-on and turn-off thresholds are $V_{th,ON} = 1.8V$ and $V_{th,OFF} = 1.3V$. Pins are ESD protected (see Figure 14), and can be directly connected to the logic outputs of a μC ; a series resistor is generally not recommended, as it could help inducted noise to disturb the inputs. All logic pins enforce a specific behavior and cannot be left unconnected.

Figure 14. Logic input pins.




EN pin

The EN pin is, actually, bi-directional: as an input, with a comparator similar to the other logic input pins (TTL/CMOS with hysteresis), it controls the state of the PowerDMOS. When this pin is at a low logic level, all the PowerDMOS are turned off. The EN pin is also connected to the open drain output of the protection circuit that will pull the pin to GND if over current or over temperature conditions exist. For this reason, EN pin must be driven through a series resistor

of 500Ω minimum (for 5V logic), to allow the voltage at the pin to be pulled below the turn-off threshold.

A capacitor (C1 in Figure 5) connected between the EN pin and GND is also recommended, to reduce the r.m.s. value of the output current when overcurrent conditions persist (see *Over Current Protection* section). EN pin must not be left unconnected.

Figure 15. EN input pin.



Programmable off-time Monostable

The IC incorporates a constant off-time PWM circuit to control load current, separately, in each motor winding. Each channel has a sensing comparator that monitors the current in the motor phase by comparing the voltage drop across the external sense resistor to V_{REF} , and a programmable off-time set by a one shot flip-flop triggered on positive edges of the sensing comparator output. Schematic showing one PWM control circuit is found in Figure 16.

The off-time can be set by the value of the resistance and the capacitance connected to the RC_A and RC_B pins and is calculated using the equation: $t_{OFF} = 0.69RC + 1\mu s$. The additional 1μs is due to the internal dead time circuit that prevents cross conduction. Figure 17 shows typical values of the off-time versus resistive value, for a selected range of capacitor values.

When the monostable times out, the capacitor connected at RC pin is recharged by a 5mA current source. Typical end-of-charge voltage is 4.5V. RC pin remains at this voltage until the monostable is again triggered by the sense comparator (see Figure 18).

For proper operation the external capacitor value has to be small enough to guarantee it will be completely recharged before monostable is triggered again. If capacitor has not been fully charged, the off-time will be shorter than predicted using $t_{OFF} = 0.69RC + 1\mu s$. Table below shows typical charge time for selected capacitive values, together with minimum and maximum achievable off-time (with resistors of 20kΩ and 100kΩ, respectively).

C [nF]	minimum off-time [μs]	Maximum off-time [μs]	Charge time [μs]
0.1	2.38	7.9	0.04
1	14.8	70	0.4
10	139	691	4
100	1381	6901	40

RC pins must always be connected to an RC network with $20k\Omega < R < 100k\Omega$, $0.1nF < C < 100nF$. They cannot be driven by an external oscillator and they must not be left unconnected nor shorted to GND. The minimum allowable on-time is about 2μs, due to internal blanking time (see Figure 16) and propagation delay.

In some conditions (slow decay selected, short off-time, very low regulated current, high motor winding L / R) the system may need an on-time shorter than 2μs. In these cases the PWM current controller can lose the regulation.

Figure 16. PWM Current Control Circuitry.




Figure 19 shows the operation of the circuit in this condition. When the current first reaches the threshold, the bridge is turned off for a fixed time and the current decays. During the following on-time current increases above the threshold, but the bridge cannot be turned off until the minimum 2 μ s on-time expires. Since current increases more in each on-time than it decays during the off-time, it keeps growing during each cycle, with steady state asymptotic value set by duty-cycle and load DC resistance: the resulting peak current will be $I_{pk} = V_S \cdot D / R_{LOAD}$, where $D = t_{on} / (t_{ON} + t_{OFF})$ is the duty-cycle and R_{LOAD} is the load DC resistance.

Figure 17. Off-time selection.




Figure 18. Monostable.






Figure 19. Minimum on-time can cause the PWM controller to loose the regulation.



Over Current Protection


To implement an Over Current (i.e. short circuit) Protection, a dedicated Over Current Detection (OCD) circuitry (see Figure 20 for a simplified schematic) senses the current in each high side. Power DMOS are actually made up with thousands of individual identical cells, each carrying a fraction of the total current flowing. The current sensing element, connected in parallel to the Power DMOS, is made only with few such cells, having a 1:N ratio compared to the power DMOS. The total drain current is split between the output and the sense element according to the cell ratio. Sensed current is, then, a small fraction of the output current and will not contribute significantly to power dissipation.

Figure 20. Over Current Detection simplified circuitry.



This sensed current is compared to an internally generated reference to detect an over current condition. Figure 21 shows the device operating in overcurrent condition. When an over current is detected the internal open drain mosfet pulls the EN pin to GND switching off all 8 power DMOS of the device and allowing the current to decay. Under a persistent over current condition, like a short to ground or a short between two output pins, the external RC network on the EN pin (see Figure 20) reduces the r.m.s. value of the output current by imposing a fixed disable-time after each over current occurrence. The values of R_{EN} and C_{EN} are selected to insure proper operation of the device under a short circuit condition. When the current flowing through the high side DMOS reaches the OCD threshold (5.6A typ.), the open drain starts discharging C_{EN} after an internal propagation delay of about 250ns. When the EN pin voltage falls below the turn-off threshold ($V_{th,OFF}$) all the Power DMOS turn off after the internal propagation delay (EN to turn-off). The current begins to decay as it circulates through the freewheeling diodes. Since the DMOS are off, there is no current flowing through them and no current to sense so the OCD circuit switches the internal open drain off, and R_{EN} can charge C_{EN} . The voltage at EN pin ($V_{EN,LOW}$) reached before the disable time depends on the value of C_{EN} . If this capacitor is small enough, the voltage can fall to GND before the DMOS switch off. For larger values of capacitance the voltage will decay to a value between GND and the turn-off threshold (as in Figure 21). The behavior is the same for the voltage at the end of the recharging time ($V_{EN,HIGH}$): small capacitor values will allow the voltage to reach 5V before the next overcurrent event and larger capacitors will limit the peak voltage between the turn-on threshold and 5V. Since the thresholds are near 1.5V the behavior of the voltage is the same with 5V or 3.3V logic.

Figure 21. Over Current Operation.



The time the device remains disabled is given by:

$$t_{DISABLE} = R_{EN} \cdot C_{EN} \cdot \ln\left(\frac{5V - V_{EN,LOW}}{5V - V_{th,ON}}\right).$$

Since R_{EN} value is much greater than the $R_{DS(ON)}$ of the pull down, the discharge time is approximately given by the equation:

$$t_{DISCH} \cong R_{DS(ON)OD} \cdot C_{EN} \cdot \ln\left(\frac{V_{EN,HIGH}}{V_{th,OFF}}\right),$$

where $R_{DS(ON)OD}$ is the on-resistance of the internal open drain mosfet (60Ω typ.), $V_{th,ON} = 1.8V$ typ., $V_{th,OFF} = 1.3V$ typ.

If C_{EN} is small enough to be charged and discharged completely, so that the voltage at EN pin swings from GND to 5V, the relations become:

$$t_{DISABLE} \cong 0.45 \cdot R_{EN} \cdot C_{EN}$$

$$t_{DISCH} \cong 1.2 \cdot R_{DS(ON)OD} \cdot C_{EN}$$

In the following table are shown typical t_{DISCH} and $t_{DISABLE}$ for a selected range of C_{EN} , R_{EN} .

C_{EN} [nF]	t_{DISCH} [ns]	$t_{DISABLE}$ [μ s]			
		$R_{EN} = 2.2k\Omega$	$R_{EN} = 4.7k\Omega$	$R_{EN} = 10k\Omega$	$R_{EN} = 22k\Omega$
0.1	7.2	0.1	0.2	0.5	1
1	72	1	2	4.5	10
10	720	10	21	45	99
100	7200	99	212	450	990

AN1451 APPLICATION NOTE

R_{EN} must be at least 500Ω , in order to allow the EN pin voltage to fall below the turn-off threshold when the open drain turns on. The recommended range is between $2.2k\Omega$ and $22k\Omega$. The recommended $t_{DISABLE}$ for safe OCD operation is at least $100\mu s$; in any case the r.m.s. value of the output current must not exceed $2.8A$.

The open drain can also be turned on if the device experiences an **over temperature** (OVT) condition. The OVT will cause the device to shut down when the die temperature exceeds the OVT threshold ($T_J > 175\text{ }^\circ C$ typ.). Since the OVT is also connected directly to the gate drive circuit, all the PowerDMOS will shut down, even if EN pin voltage is still over $V_{th,OFF}$. When the junction temperature falls below the OVT turn-off threshold ($155^\circ C$ typ.), the open drain turns off, C_{EN} is recharged up to $V_{th,ON}$ and then the PowerDMOS are turned on back .

Power Management

Even when operating at current levels well below the maximum ratings of the device, the operating junction temperature must be kept below $125\text{ }^\circ C$.

Figures 22 to 25 are screenshots of a spreadsheet that helps calculating power dissipation in specified conditions (application and motor data), and estimates the resulting junction temperature for a given package and copper area available on the PCB [6]. The model considers power dissipation during the on-time and the off-time, taking into account the selected decay, rise and fall time (when a phase change occurs) considering the operating sequence, the switching losses and the quiescent current power dissipation.

Figure 22. Definition of parameters for the three different sequences. The current in only one phase is shown.




Figure 23. Input Data.

Input Data			
↓			
Device Input Values			
Maximum Drain-Source ON Resistance	R _{on} = 5.60E-01	[Ohm]	Average Value between High-Side and Low-Side
Maximum diode voltage	V _d = 1.20E+00	[V]	
Quiescent Current	I _q = 5.50E-03	[mA]	
Motor Input Values			
Maximum BEMF Voltage	V _b = 1.50E+01	[V]	
Motor Inductance	L _m = 7.90E-03	[H]	
Motor Resistance	R _m = 6.60E+00	[Ohm]	
Application Input Values			
Supply Voltage	V _s = 2.40E+01	[V]	
Peak Current	I _{pk} = 1.00E+00	[A]	
Off-Time	t _{OFF} = 1.50E-05	[s]	
Step Frequency	f _{CK} = 1.00E+03	[Hz]	
Sensing Resistance	R _s = 5.00E-01	[Ohm]	
Decay Type	SLOW	-	"SLOW" = Synchronous Slow Decay "FAST" = Quasi-Synchronous Fast decay
Stepping sequence	WAVE	-	"NORMAL", "HALF" or "WAVE"

AN1451 APPLICATION NOTE

Figure 24. Power Dissipation formulas and results.

		Result			
PowerDMOS Commutation Time	Tcom =	9.60E-08	[s]	$V_s / (250V/\mu s)$	
Rise Time	Trise =	4.03E-04	[s]	$-\ln\left[\frac{(-I_{pk} \cdot R_m - 2 \cdot I_{pk} \cdot R_{on} - I_{pk} \cdot R_s + V_s)}{V_s}\right] \cdot \frac{L_m}{R_m + R_s + 2R_{on}}$	
Fall Time	Tfall =	3.16E-04	[s]	$-\ln\left[\frac{V_s}{(I_{pk} \cdot R + 2 \cdot I_{pk} \cdot R_{on} + I_{pk} \cdot R_s + V_s)}\right] \cdot \frac{L_m}{(R_m + 2 \cdot R_{on} + R_s)}$ $-\ln\left[\frac{(V_s - 2 \cdot V_d)}{(I_{pk} \cdot R_m + I_{pk} \cdot R_s + V_s - 2 \cdot V_d)}\right] \cdot \frac{L_m}{(R_m + R_s)}$	NORMAL Mode HALF or WAVE Mode
Duty Cycle	D =	6.25E-01	-	$\frac{V_b / V_s}{(V_s + V_b) / 2V_s}$	Sync. Slow Decay Quasi-SyncFast Decay
Switching Frequency	fSW =	2.50E+04	[Hz]	$(1-D) / t_{OFF}$	
Current Ripple	$\Delta I =$	2.85E-02	[A]	$(V_s - V_b) \cdot D / (L_m \cdot f_{SW})$	
Period	T =	2.00E-03	[s]	$\frac{2}{f_{CK}}$ $\frac{4}{f_{CK}}$ $\frac{2}{f_{CK}}$	NORMAL Mode HALF Mode WAVE Mode
Load Time	Tload =	5.97E-04	[s]	$\frac{T_{rise} - T_{fall}}{(3/4)T_{rise}}$ $(T/2) - T_{rise}$	NORMAL Mode HALF Mode WAVE Mode
Average Current during Load Time	I =	9.86E-01	[A]	$I_{pk} - \frac{\Delta I}{2}$	
r.m.s. Current during Load Time	Irms =	9.86E-01	[A]	$\sqrt{I_{pk} \cdot (I_{pk} - \Delta I) + \frac{\Delta I^2}{3}}$	
Rise Time Dissipating Energy	Erise =	1.50E-04	[J]	$R_{on} \cdot I_{pk}^2 \cdot \frac{T_{rise}}{3}$	
Fall Time Dissipating Energy	Efall =	3.62E-04	[J]	$2R_{on} \cdot I_{pk}^2 \cdot \frac{T_{fall}}{3}$ $2 \cdot V_d \left[T_{fall} \cdot \frac{(-V_s + 2 \cdot V_d)}{(R_m + R_s)} + \frac{L_m \cdot (I_{pk} \cdot R_m + I_{pk} \cdot R_s + V_s - 2 \cdot V_d) \cdot \left[1 - \exp\left[-\frac{T_{fall}}{L_m} \cdot (R_m + R_s)\right]}{(R_m + R_s)^2} \right]}{L_m \cdot (I_{pk} \cdot R_m + I_{pk} \cdot R_s + V_s - 2 \cdot V_d)} \right]$	MORMAL Mode HALF or WAVE Mode
Load Time Diss. Energy	Eload =	6.50E-05	[J]	$\frac{2R_{on} \cdot I_{rms}^2 \cdot T_{load}}{2R_{on} \cdot I_{rms}^2 \cdot D \cdot T_{load} + (R_{on} \cdot I_{rms}^2 + V_d \cdot I) \cdot (1 - D) \cdot T_{load}}$	Sync. Slow Decay Quasi-SyncFast Decay
Commutatiion Time DissipatingPw	Ecom =	6.78E-05	[J]	$2V_s \cdot I \cdot T_{com} \cdot T_{load} \cdot f_{SW}$	
Quiescent DissipatingPw	Pq =	1.32E-01	[W]	$V_s \cdot I_q$	
Total Dissipating Power	P =	1.36E+00	[W]	$\frac{2}{T} \cdot (E_{rise} + E_{fall} + E_{load} + E_{com}) + P_q$	

Figure 25. Thermal Data inputs and results.

Input Data		
Package	SO20	
Copper Area	4.0	1 ÷ 10 sq. cm
Copper Area is on	Same side of the device	
Ground Layer	N/A	
Ambient Temperature	50	-25 ÷ 100 °C
Results		
Thermal Resistance Junction to Ambient	53.36	°C / W
Thermal Resistance Junction to Pins / Slug	14.00	°C / W
Estimated Junction Temperature	122.66	°C
Estimated Pins / Slug Temperature	103.60	

Choosing the Decay Mode

L6208 can operate in either fast or slow decay mode, each having a specific recirculation path for the current during off-time. In slow decay mode only the lower DMOS is turned off and the current recirculates around the upper half of the bridge so that voltage across the coil is essentially 0. In Fast decay mode both DMOS are turned off and the current recirculates back to the power supply rail so that voltage across the coil is essentially power supply voltage itself.

Slow decay operation provides several advantages: for a given peak current and off-time, current ripple is minimized, and the same is true for acoustic noise and losses in the motor iron (achieving the same current ripple with fast decay mode would require a shorter off-time resulting in a higher switching frequency and higher power dissipation in the IC). As current recirculates in the upper half of the bridge and both the high side DMOS in the same bridge are on, *synchronous* rectification is realized, minimizing power dissipation in the power switches. Also, as no output pin goes below GND (see *Supply Voltage Ratings and Operating Range* section), no power is dissipated on the sense resistor during the off-time (see *Sensing Resistors* section).

On the other hand, slow decay can be undesirable in some situations, for example when current has to be regulated at very low values or motor winding L / R ratio is high. In these cases a very short on-time may be requested to regulate the current, and the minimum t_{ON} (about 2µs) can cause the PWM controller to lose the regulation (refer to the *Programmable off-time Monostable* section).


Another situation where fast decay is to be preferred to slow decay is with regulated current expected to vary over time with a given profile (enforced providing a variable voltage on the V_{ref} pins, see also *Microstepping* section). Here fast decay helps following fast decreasing edges in the desired profile.

Choosing the Stepping Sequence

The device can provide three different sequences to run a stepper motor: full step two phase on (Normal drive), full step one phase on (Wave drive) and Half step.

If *Half Step* driving is used, the motor advances by half a step after each clock pulse, obtaining a higher position resolution and avoiding instability due to low-torque regions in certain motors' speed-torque diagrams, when used in full step mode (see Figure 26).


Figure 26. Torque instability in full step mode.



Using this driving method the torque is affected by ripple, because in odd-numbered states, when both coils are driven, the total current in the motor windings is double than in even-numbered states.

A way to avoid the high torque ripple in half step mode is to supply to the motor a higher current (by a factor of $\sqrt{2}$) during the even numbered states, in which only one winding is energized, simply by applying a $\sqrt{2}$ higher reference voltage at the V_{refA} , V_{refB} pins during these states (see Figure 27) [2].

Figure 27. Balanced Half Step for low torque ripple.



A simple circuit to generate two different reference voltages is shown in Figure 28. R₁ and R₂ should be chosen to have


$$V_{ref, HIGH} = V_{ref} \cdot \sqrt{2} = 5V \cdot \frac{R_2}{R_1 + R_2}$$

and R₃ should be

$$R_3 = \frac{R_1 \cdot R_2}{(\sqrt{2} - 1) \cdot (R_1 + R_2)}$$

A similar circuit can also be used to modify the reference voltage in other situations. For example it's possible, at constant rotation speed, to reduce the motor torque, and to increase it during acceleration and deceleration. Adding a second transistor is possible to implement 4 different reference voltages, selectable by two logic signals.

Figure 28. Realizing Half Step current shaping.



Normal and Wave Drive are full step modes. In Wave Drive mode the two motor windings are alternately energized, while in Normal Drive both the windings are energized in each state, increasing the torque by a factor of $\sqrt{2}$. In wave drive mode the torque ripple is higher than in normal drive mode.

On the other hand the torque increases only by a factor of $\sqrt{2}$, versus a double total current in the motor: so even if the produced torque is higher in Normal Drive, Wave Drive mode is more efficient.

Figure 29 and Figure 30 show the IC average power consumption and the IC and motor windings average power dissipation versus the needed motor torque, for the three different sequences plus for the Balanced Half Step. Wave mode is the most efficient driving sequence; normal mode is also good for the low power dissipation, but it's the worst sequence considering the power consumption, so the efficiency.

Figure 29. IC Power Consumption vs. Motor Torque. In half step mode average torque has been considered.





Figure 30. IC and Motor Windings Power Dissipation versus Motor Torque. In half step mode average torque has been considered.



Microstepping

Microstepping operation gives several advantages, including the absence of instability phenomena due to low-torque regions in certain motors' speed-torque diagrams (see Figure 26), reduction of mechanical noise and increased position resolution. The L6208 can be used as two-phase microstepping driver IC [5]. The controller circuitry allows for an easy and inexpensive design with such device. By controlling the V_{ref} input it is possible to get in the two phases variable output currents with a sine-wave shape. A variable voltage proportional to the desired output current is applied to each reference pin. For the microstepping, the two inputs are rectified sine-wave voltages with a phase delay of 90° . The L6208 is operated in the normal drive mode and the frequency of the two sine-wave voltages must be $1/4$ of the CLOCK frequency. Figure 31 shows a circuit to generate the two sine-wave signals using low-pass filters and two PWM outputs of a μC . Figure 32 shows the V_{ref} voltages, the CLOCK signal and the output currents.

Figure 31. Microstepping Application.






Figure 32. Microstepping reference voltages, output currents and CLOCK signal.



Especially at high rotation speeds, slow decay mode can be inadequate since it does not allow the motor current to decay fast enough, following the decreasing slope of the desired sine wave. In this case it's possible to apply the fast decay mode just during the negative slope of the current (see Figure 33). The disadvantage is an increased current ripple in the other winding (where the current is increasing and fast decay is not needed).

Figure 33. Using Fast decay during high negative current slope.



AN1451 APPLICATION NOTE

Application Example

Application Data

Rotation Speed: 300 rpm ($f_{CK} = 1\text{kHz}$)
 Winding peak Current: 1A
 Maximum Ripple: 50mA
 Supply Voltage: 24V $\pm 5\%$
 Sequence: Wave Mode

Motor Data

Winding Resistance: 6.6 Ω
 Winding Inductance: 7.9mH
 Step Angle: 1.8 $^\circ$ /step
 Maximum BEMF at 300rpm: 15V

Decay mode, sensing resistors and reference voltage.

The first step is choosing the decay type. Let's suppose to implement slow decay, which allows lower power dissipation, lower ripple and avoids voltages below GND at output pins during recirculation. Referring to approximated formulas in Figure 24, it's possible to calculate the Duty-Cycle (D), the Switching Frequency (f_{SW}), the Current Ripple (ΔI). With a 15 μs off-time, we will have:

$D \cong 63\%$, $f_{SW} \cong 25\text{kHz}$, $\Delta I \cong 29\text{mA}$. The on-time is $t_{ON} = D / f_{SW} \cong 25\mu\text{s}$, which is far from the minimum allowed (2 μs), so slow decay can be used.

The bulk capacitor need to withstand at least $24\text{V} + 5\% + 25\% \cong 32\text{V}$. A 50V capacitor will be used. Allowing a voltage ripple of 200mV, the capacitor ESR should be lower than $200\text{mV} / 1\text{A} = 200\text{m}\Omega$; the AC current capability should be about 1A.


Providing a reference voltage of 0.5V, 0.5 Ω sensing resistor are needed. In slow decay mode the resistors power rating is about $P_R \cong I_{rms}^2 \cdot R_{SENSE} \cdot D \cong 0.32\text{W}$. Two 1 Ω - 0.25W - 1% resistors in parallel are used. The charge pump uses recommended components (1N4148 diodes, ceramic capacitors and a 100 Ω resistor to reduce EMI).

$R = 18\text{k}\Omega$, $C = 1.2\text{ nF}$ are connected to the RC pins, obtaining $t_{OFF} \cong 16\mu\text{s}$.

On the EN pin a 10nF has been placed, and the pin is driven by the μC through a 22k Ω resistor.

With these values, in case of short circuit between two OUT pins or an OUT pin and GND, the PowerDMOS turns off after about 1.2 μs , and $t_{DISABLE} \cong 100\mu\text{s}$.

Figure 34. Application Example.



With Wave Drive selected, referring to Figure 23, 24, 25, the dissipating power is about 1.36 W. If the ambient temperature is lower than 50°C, with 4cm² of copper area on the PCB and a SO24 package, the estimated junction temperature is about 123°C. Using more copper area or a PowerDIP package will reduce the junction temperature.

Evaluation Board

An evaluation board has been produced to help the evaluation of the device in PowerDIP package. It implements a typical application with several added components. Figure 35 shows the electrical schematic of the board; in the table below the part list is reported.

CN1, CN2, CN3, CN4	2-poles connector	R1	100Ω resistor
CN5	34-poles connector	R2	820Ω 0.6W resistor
C1	220nF/100V Ceramic or Polyester capacitor	R3, R4, R5, R6, R7, R8	10kΩ resistor
C2	220nF/100V Ceramic or Polyester capacitor	R9	4.7kΩ resistor
C3	100μF/63V capacitor	R10, R21	20kΩ 1% resistor
C4	10nF/100V Ceramic capacitor	R11, R12	100kΩ trimmer
C5	10μF/16V Capacitor	R13, R22	2.2kΩ resistor
C6	100nF Capacitor	R14, R15, R16, R17, R18, R19	1Ω 0.4W resistor
C7, C8	68nF Capacitor	R20, R24	5kΩ trimmer
C9, C10	820pF Capacitor	S1	quad switch
D1, D2	1N4448 Diode	U1	L6208N
D3	BZX79C5V1 5.1V Zener Diode		
JP1	3-pin jumper		

The Evaluation Board provides external connectors for the supply voltage, an external 5V reference for the logic inputs, four outputs for the motor and a 34-pin connector to control the main functions of the board through an external μC board.

Running the evaluation board in stand-alone mode, instead, four switches (S1) allow enabling the device, setting the direction of the rotation, the type of current decay, the stepping sequence. R20 and R24 set the reference voltage separately for the two bridges, while R13, C7 and R22, C8 are low-pass filters to provide an external reference voltage by a PWM output of a μC (see also the Microstepping section). Using these inputs R10, R20, R21, R24 must be disconnected. R11, C9 and R12, C10 are used to set the off-time of the two channels of the IC.

The 5V voltage for logic inputs and for references (V_{refA} and V_{refB}) is obtained from R2, D3. For supply voltages greater than 24V, R2 must be replaced with a 3.7kΩ, 0.6W resistor. The jumper JP1 allows choosing the 5V voltage from the internal zener diode network or pin 11 of CN5 (for example an external μC board can provide 5V to the evaluation board). Also CN2 connector can be used to provide an external 5V voltage to the board (in that case R2, D3 must be disconnected). CN2, or pin 1 of CN5, can also be used to provide a 5V voltage to external circuits. In this case the current that can be drawn from the board depends on the supply voltage. Considering that the voltage across D3 is about 4.5V with only 1mA in it, and supposing that no current flows in R3, R4, R5, R6, R7, R8, and R10 and R21 need 0.5mA maximum to generate the reference voltage, with V_S = 12V, 8mA can be drawn by an external circuit.

Figure 36, 37, 38 show the component placement and the two layers layout of the L6208N Evaluation Board. A large GND area has been used, to guarantee minimal noise and good power dissipation for the device.

AN1451 APPLICATION NOTE

Figure 35. L6208N Evaluation Board Electrical schematic.




Figure 36. L6208 Evaluation Board Component placement.




Figure 37. L6208 Evaluation Board Top Layer Layout.





Figure 38. L6208 Evaluation Board Bottom Layer Layout.



REFERENCES

- 1] D. Arrigo, A. Genova, T. Hopkins, V. Marano, A. Novelli, "A New Fully Integrated Stepper Motor Driver IC", Proceedings of PCIM 2001, September 2001, Intertech Communication.
- 2] H. Sax, "Stepper Motor Driving" (AN235).
- 3] T. Hopkins, "Controlling Voltage Transients in Full Bridge Driver Applications" (AN280).
- 4] T. Hopkins, "Stepper Motor Drive Considerations, Common Problems and Solutions" (AN460).
- 5] T. Hopkins, K. Kim, "Microstepping Stepper Motor Drive Using Peak Detecting Current Control" (AN1495).
- 6] P. Casati and C. Cognetti, "A New High Power IC Surface Mount Package Family" (AN668).

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
<http://www.st.com>