

# M5M2168P-55, -70

16384-BIT (4096-WORD BY 4-BIT) STATIC RAM

## DESCRIPTION

This is a family of 4096 word by 4-bit static RAMs, fabricated with the high-performance N-channel silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

## FEATURES

- Fast access time      M5M2168P-55 .... 55 ns (max)  
                          M5M2168P-70 .... 70 ns (max)
- Low power dissipation      Active ..... 500 mW (typ)  
                          Standy by ..... 40 mW (typ)
- Power down by  $\bar{S}$
- Single 5V power supply
- Fully static operation  
Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select ( $\bar{S}$ ) input
- Interchangeable with Intel's 2168

## APPLICATION


- High-speed memory systems

## FUNCTION

A write operation is executed during the  $\bar{S}$  low and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low, the DQ terminal is maintained in the high impedance state.

In a read operation, after setting  $\bar{W}$  to high, and  $\bar{S}$  to low if the address signals are stable, the data is available at the DQ terminal.

## PIN CONFIGURATION (TOP VIEW)



Outline 20 P4


DataSheet4U.com

When  $\bar{S}$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced to 1/10 of active power. The access time from  $\bar{S}$  is equivalent to the address access time.

DataSheet4U.com

## BLOCK DIAGRAM



www.DataSheet4U.com

**16384-BIT (4096-WORD BY 4-BIT) STATIC RAM**
**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-3.5 ~ 7	V
V <sub>I</sub>	Input voltage		-3.5 ~ 7	V
V <sub>O</sub>	Output voltage		-3.5 ~ 7	V
P <sub>D</sub>	Maximum power dissipation		1	W
T <sub>OPR</sub>	Temperature under bias		-10 ~ 85	°C
T <sub>STG</sub>	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0 ~ 70°C, unless otherwise noted)**

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IL</sub>	Low-level input voltage	-3		0.8	V
V <sub>IH</sub>	High-level input voltage	2		6	V

**ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0 ~ 70°C, V<sub>CC</sub>=5V ± 10%, unless otherwise noted)**

Symbol	Parameter	Test conditions		Limits			Unit
		Min	Typ	Max	Min	Typ	
V <sub>IH</sub>	High-level input voltage			2		6	V
V <sub>IL</sub>	Low-level input voltage			-3		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA		2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA				0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> =0 ~ 5.5 V				10	μA
I <sub>OZ</sub>	Off-state output current	V <sub>I</sub> (S)=2V, V <sub>O</sub> =0 ~ V <sub>CC</sub>				50	μA
I <sub>CC1</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> (S)=0.8V Output open	T <sub>a</sub> =25°C T <sub>a</sub> =0 °C	100 155	100 155		mA
I <sub>CC2</sub>	Stand by current	V <sub>I</sub> (S)=2V output open		8	30		mA
I <sub>PO</sub>	Peak power-on current	V <sub>CC</sub> =0 ~ 4.5V V <sub>I</sub> (S)=Lower of V <sub>CC</sub> or V <sub>IH</sub> min				30	mA
C <sub>I</sub>	Input capacitance	V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz				5	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> =GND, V <sub>O</sub> =25mVrms, f=1MHz				6	pF

Note 1. Current flow into an IC is positive, out is negative.

**SWITCHING CHARACTERISTICS (FOR READ CYCLE) (T<sub>a</sub>=0 ~ 70°C, V<sub>CC</sub>=5V ± 10%, unless otherwise noted)**





Symbol	Parameter	M5M2168P-55			M5M2168P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
t <sub>CR</sub>	Read cycle time	55			70			ns
t <sub>a(A)</sub>	Address access time			55			70	ns
t <sub>a(S)</sub>	Chip select access time			55			70	ns
t <sub>v(A)</sub>	Data valid time after address	5			5			ns
t <sub>en(S)</sub>	Output enable time after chip selection	20			20			ns
t <sub>dis(S)</sub>	Output disable time after chip deselection	0		20	0		25	ns
t <sub>pu</sub>	Power-up time after chip selection	0			0			ns
t <sub>pd</sub>	Power down time after chip deselection			25			30	ns

**16384-BIT (4096-WORD BY 4-BIT) STATIC RAM**
**TIMING REQUIREMENTS (FOR WRITE CYCLE) ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted)**

Symbol	Parameter	M5M2168P-55			M5M2168P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
$t_{CW}$	Write cycle time	50			60			ns
$t_{SU(S)}$	Chip select setup time	45			55			ns
$t_{SU(A)_1}$	Address setup time 1 ( $\bar{W}$ CONTROL)	0			0			ns
$t_{SU(A)_2}$	Address setup time 2 ( $\bar{S}$ CONTROL)	0			0			ns
$t_{W(W)}$	Write pulse width	40			50			ns
$t_{REC(W)}$	Write recovery time	0			0			ns
$t_{SU(D)}$	Data setup time	20			30			ns
$t_{H(D)}$	Data hold time	0			0			ns
$t_{DIS(W)}$	Output disable time after $\bar{W}$ low	0		25	0		30	ns
$t_{EN(W)}$	Output enable time after $\bar{W}$ high	5			5			ns
$t_{SU(A-\bar{W})}$	Address to $\bar{W}$ high	45			55			ns



**CONDITIONS**

Input pulse levels ..... 0 to 3V  
 Input rise and falltime ..... 5 ns  
 Input timing reference level ..... 1.5V  
 Output timing reference level ..... 0.8~2V  
 Output load ..... Fig. 1, Fig. 2


**Fig. 1 Output load**

**Fig. 2 Output load for ten, tdis**
**TIMING DIAGRAMS**
**Read cycle 1**

 $\bar{W} = \text{H}$   
 $\bar{S} = \text{L}$ 
**Read cycle 2 (Note 2)**

 Note 2. Addresses valid prior to or coincident with  $\bar{S}$  transition low.

Note 3. Transition is measured ±500mV from steady state voltage with specified loading in Figure 2.

**16384-BIT (4096-WORD BY 4-BIT) STATIC RAM**
**TIMING DIAGRAMS**

 Write cycle 1 ( $\overline{W}$  control mode)

 Write cycle 2 ( $\overline{S}$  control mode)


Note 4. Hatching indicates the state is don't care.

 5. When the falling edge of  $\overline{W}$  is simultaneous or prior to the falling edge of  $\overline{S}$ , the output is maintained in the high impedance.