

Secondary Side Post Regulator for AC/DC and DC/DC Multiple Output Converters

Description


The CS-5101 is a bipolar monolithic secondary side post regulator (SSPR) which provides tight regulation of multiple output voltages in AC-DC or DC-DC converters.

Leading edge pulse width modulation is used with the CS-5101.

The CS-5101 is designed to operate over an 8V to 45V supply voltage (V_{CC}) range and up to a 75V drive voltage (V_C).

The CS-5101 features include a totem pole output with 1.5A peak output current capability, externally programmable overcurrent protection, an on chip 2% precision 5V reference, internally compensated error amplifier, externally synchronized switching frequency, and a power switch drain voltage monitor. It is available in a 14 lead plastic DIP or a 16 lead wide body SO package.

Application Diagram




Features


- 1.5A Peak Output (Grounded Totem Pole)
- 8V to 75V Gate Drive Voltage
- 300ns Propagation Delay
- 1% Error Amplifier Reference Voltage
 - Lossless Turn On and Turn
- Sleep Mode: < 100μA
 - Overcurrent Protection with Dedicated Differential Amp
 - Synchronization to External Clock
 - External Power Switch Drain Voltage Monitor

Package Options

14L PDIP



16L SO Wide



CSC CHERRY POPULATION

Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

2067556 0003123 400

	Absolute Maximum Rating	şs				
Power Supply Voltage, V _{CC}	-0.3V to 45V					
V _{SYNC} and Output Supply Voit	0.3V to 75V					
$V_{IS}+$, $V_{IS}-$ ($V_{CC}-4V$, up to 24V))MP			-0.3	to 24V to 10V	
Operating Junction Temperatur	омре, Т _I			40 to	150°C	
Operating Temperature Range				40 t	o 85°C	
	more overla)					
1 0, 1	per cycle)					
ESD Machine Model						
Flectrical Characteristics: -40°C	\leq T _A \leq 85°C; -40°C \leq T _I \leq 150°C; 10V $<$ V _{CC}	< 45V · 8V < V o	<75V unless	otherwise sr	ecified	
Committee of the second of the		and the angular sectors of	no et a o porte: elete (ener is a manifest state of the con-	manaka wasi yina di	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
■ Error Amplifier						
Input Voltage Initial Accuracy	$V_{FB} = V_{COMP}; V_{CC} = 15V;$ T = 25°C (Note 1)	1.98	2.00	2.02	V	
Input Voltage	$V_{FB} = V_{COMP}$, includes line and temp	1.94	2.00	2.06	V	
Input Bias Current	$V_{FB} = 0V$; IV_{FB} flows out of pin			500	nA	
Open Loop Gain	$1.5V < V_{\text{COMP}} < 3.0V$	60	70		dB	
Unity Gain Bandwidth	$1.5V < V_{COMP} < 3.0V$; (Note 1)	0.7	1.0 ,		MHz	
Output Sink Current	$V_{COMP} = 2.0V; V_{FB} = 2.2V$	44 (* 2 55)	. 8		mΑ	
Output Source Current	$V_{COMP} = 2.0V; V_{FB} = 1.8V$	2	6		mA	
V _{COMP} High	$V_{PB} = 1.8V$	3.3	3.5	3.7	V	
V _{COMP} Low	$V_{FB} = 2.2V$	0.85	1.0	1.15	V	
PSRR	10V < V _{CC} < 45V;	60	70		dB	
그리죠? 중하면 하다양하다	$V_{FB} = V_{COMP}$ (Note 1)					
■ Voltage Reference						
Output Voltage Initial Accuracy		4.9	5.0	5.1	V	
Output Voltage	0A < I _{REF} < 8mA	4.8	5.0	5.2	V	
Line Regulation	$10V < V_{CC} < 45V; I_{REF} = 0A$		10	60	mV	
Load Regulation	OA < I _{REF} < 8mA		20	60	mV	
Current Limit	$V_{REF} = 4.8V$	10	50	. 1	mA	
V _{REF} OK FAULT V	$V_{\text{SYNC}} = 5V$; $V_{\text{REF}} = V_{\text{LOAD}}$	4.10	4.40	4.60	V	
V _{REF} OK V	$V_{SYNC} = 5V$; $V_{REF} = V_{LOAD}$	4.30	4.50	4.80	. V	
V _{REF} _OK Hysteresis		40	100	250	mV	
■ Current Sense Amplifier						
IS COMP High V	$IS^+ = 5V$; $IS^- = IS COMP$	4.7	5.0	5.3	v	
IS COMP Low V	$IS^+ = 0V$; $IS^- = IS COMP$	0.5	1.0	1.3	V	
Source Current	$IS^{+} = 5V; IS^{-} = 0V$	2.0	10.		mA	
Source Current	13 = 5 , 15 = 6 ,					
Sink Current	$IS^{-} = 5V; IS^{+} = 0V$	10	20		mA	
The state of the s					mA dB	
Sink Current	$IS^{-} = 5V; IS^{+} = 0V$	10	20			
Sink Current Open Loop Gain	$IS^- = 5V; IS^+ = 0V$ $1.5V \le V_{COMP} \le 4.5V; R_L = 4k\Omega$	10 60	20 80		dB	
Sink Current Open Loop Gain CMRR	$\begin{split} & IS^{-} = 5V; IS^{+} = 0V \\ & 1.5V \leq V_{COMP} \leq 4.5V; R_{L} = 4k\Omega \\ & \text{(Note 1)} \end{split}$	10 60 60	20 80 80		dB dB	
Sink Current Open Loop Gain CMRR PSRR	$\begin{split} & IS^{-} = 5V; IS^{+} = 0V \\ & 1.5V \leq V_{COMP} \leq 4.5V; R_{L} = 4k\Omega \\ & \text{(Note 1)} \\ & 10V < V_{CC} < 45V, \text{(Note 1)} \end{split}$	10 60 60 60	20 80 80 80		dB dB dB	


DADAMETER	TROTI COLUMNIA IN THE RESIDENCE OF THE PERSON OF THE PERSO				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current Sense Amplifier: contin	'				
Input Bias Currents	V_{IS} + = V_{IS} - = 0V; I_{IS} flows out of pins	27.77	20	250	nA
Input Offset Current (IS+, IS-)		-250	0	250	nA
Input Signal Voltage Range	(Note 1)	-0.3		V _{CC} -4.0	V
■ RAMP/SYNC Generator					
Ramp Source Current Initial	$V_{SYNC} = 5V, V_{RAMP} = 2.5V; T = 25^{\circ}C$	0.18	0.20	0.22	mA
Accuracy	(Note 1)				*****
Ramp Source Current	$V_{\text{SYNC}} = 5V$; $V_{\text{RAMP}} = 2.5V$	0.16	0.20	0.24	mA
Ramp Sink Current	$V_{SYNC} = 0V$; $V_{RAMP} = 2.5V$	1.0	4.0	and in a substitute of	mA
RAMP Peak Voltage	$V_{SYNC} = 5V$	3.3	3.5	3.7	V
RAMP Valley Voltage	$V_{SYNC} = 0V$	1.4	1.5	1.6	v
RAMP Dynamic Range	$V_{RAMPDR} = V_{RAMPPK} - V_{RAMPVY}$	1.7	2.0	2.3	v
RAMP Sleep Threshold Voltage	$V_{RAMP} @ V_{REF} < 2.0V$	0.3	0.6	1.0	V
SYNC Threshold	$V_{SYNC} @ V_{RAMP} > 2.5V$	2.3	2.5	2.7	V
SYNC Input Bias Current	$V_{SYNC} = 0V$; I_{SYNC} flows out of pin		1	20	μΑ
Output Stage				-	
V _G , High	$V_{SYNC} = 5V$; $IV_G = 200 \text{mA}$, $V_C - V_G$		1.6	2.5	V
V_{G} , Low	$V_{SYNC} = 0V$; $IV_G = 200mA$		0.9	1.5	v
V _G Rise Time	Switch V_{SYNC} High; $C_G = 1nF$;	halis espellidi, tilli	30	75	ns
	V _{CC} = 15V; measure 2V to 8V	RATELLE.	angan ay ma watan Tabu		ar 7 39
V _G Fall Time	Switch V_{SYNC} Low; $C_G = 1nF$ $V_{CC} = 15V$; measure 8V to 2V	**	40	100	ns
V _G Resistance to Gnd	Remove supplies; $V_G = 10V$	增加40	50	100	kΩ
V _D Resistance to Gnd	Remove supplies; $V_D = 10V$	500	1500	e or Abole West	Ω
■ General					
I _{CC} , Operating	$V_{SYNC} = 5V$		12	18	mA
I _{CC} in UVL			300	500	μA
I _{CC} in Sleep Mode High	$V_{RAMP} = 0V$; $V_{CC} = 45V$		80	200	μΑ
I _{CC} In Sleep Mode Low	$V_{RAMP} = 0V; V_{CC} = 10V$	RATEON:	20	50	μA
I _C , Operating High	$V_{SYNC} = 5V; V_{FB} = V_{IS} - = 0V;$ $V_{C} = 75V$	The second of	4	8	mA
I _C , Operating Low	$V_{SYNC} = 5V$; $V_{FB} = V_{IS} = 0V$; $V_{C} = 8V$	15.138	3	6	mA
UVLO Start Voltage	trom con 1970 - Conserve Administration (School Administration)	7.4	8.0	9.2	V
UVLO Stop Voltage		6.4	7.0	8.3	v
UVLO Hysteresis	and the second state of th	0.8	1.0	1.2	V
Leading Edge, t _{DELAY}	$V_{SYNC} = 2.5V$ to $V_G = 8V$		280	PARTEKER!	ns
Trailing Edge, t _{DELAY}	$V_{SYNC} = 2.5V$ to $V_G = 2V$		<i>7</i> 50	أعتقب كشيعا أبيانا حدانا	ns

Note 1: Guaranteed by design. Not 100% tested in production.

5101			Packa	ge Pin Description
કું !	PACKAC	E PIN#	PIN SYMBOL	FUNCTION
_	14L PDIP	16L SO Wide		
	1	Í·	SYNC	Synchronization input.
E	2	2	V_{CC}	Logic supply (10V to 45V)
	3	3	V_{REF}	5.0V voltage reference.
	4		LGnd	Logic level ground (Analog and digital ground tied).
	5	6	V_{FB}	Error amplifier inverting input.
A A	6	7	COMP	Error amplifier output and compensation.
	7	8	RAMP	RAMP programmable with the external capacitor.
7.75 525 727	8	91	IS ⁺	Current sense amplifier non-inverting input.
	9	. 10	IS-	Current sense amplifier inverting input.
353 572 173	10	11	IS COMP	Current sense amplifier compensation and output:
	11	12, 13	PGnd	Power ground.
	12	14	V_G	External power switch gate drive
	13	15	V_C	Output power stage supply voltage (8V to 75V).
94.5F	14	16	V_{D}	External FET DRAIN Voltage Monitor:
		5	AGnd	Analog Ground.
		4	- DGnd	Digital Ground

Circuit Description

Block Diagram



Theory of Operation

The CS-5101 is designed to regulate voltages in multiple output power supplies. Functionally, it is similar to a magnetic amplifier, operating as a switch with a delayed turn-on. It can be used with both single ended and dual ended topologies.

The V_{FB} voltage is monitored by the error amplifier EA. It is compared to an internal reference voltage and the amplified differential signal is fed through an inverting amplifier into the buffer, BUF. The buffered signal is compared at the PWM comparator with the ramp voltage generated by capacitor C_R . When the ramp voltage V_R , exceeds the control voltage V_C , the output of the PWM comparator goes high, latching its state through the LATCH, the output stage transistor Q_1 turns on, and the external power switch, usually an N-FET, turns on.

SYNC Function

The SYNC circuit is activated at time t_1 (Figure 1) when the voltage at the SYNC pin exceeds the threshold level (2.5V) of the SYNC comparator. The external ramp capacitor C_R is allowed to charge through the internal current source I (200 μ A). At time t_2 , the ramp voltage intersects with the control voltage V_C and the output of the PWM comparator goes high, turning on the output stage and the external power switch. At the same time, the PWM comparator is latched by the RS latch, LATCH.




Figure 1. Waveforms for CS-5101. The number to the left of each curve refers to a node on the Application Diagram.

The logic state of the LATCH can be changed only when both the voltage level of the trailing edge of the power pulse at the SYNC pin is less than the threshold voltage of the SYNC comparator (2.5V) and the RAMP voltage is less than the threshold voltage of the RAMP comparator (1.65V). On the negative going transition of the secondary side pulse $V_{\rm SY}$, gate G_2 output goes high, resetting the latch at time t_3 . Capacitor C_R is discharged through transistor Q_4 . C_R 's output goes low disabling the output stage, and the external power switch (an N-FET) is turned off.

RAMP Function

The value of the ramp capacitor C_R is based on the switching frequency of the regulator and the maximum duty cycle of the secondary pulse V_{SY} . If the RAMP pin is pulled externally to 0.3V or below, the SSPR is disabled. Current drawn by the IC is reduced to

less than $100\mu\text{A}$, and the IC is in SLEEP mode.

FAULT Function

The voltage at the V_{CC} pin is monitored by the undervoltage lockout comparator with hysteresis. When V_{CC} falls below the UVL threshold, the 5V reference and all the circuitry running off of it is disabled. Under this condition the supply current is reduced to less than $500\mu A.$


The V_{CC} supply voltage is further monitored by the V_{CC} –OK comparator. When V_{CC} is reduced below V_{REF} - 0.7V, a fault signal is sent to gate G_1 . This fault signal, which determines if V_{CC} is absent, works in conjunction with the ramp signal to disable the output, but only after the current cycle has finished and the RS latch is reset. Therefore this fault will not cause the output to turn off during the middle of an on pulse, but rather will utilize lossless turn-off. This feature protects the FET from overvoltage stress. This is accomplished through gate G_1 by driving transistor Q_4 on.

An additional fault signal is derived from the REF_OK comparator. V_{REF} is monitored so to disable the output through gate G_1 when the V_{REF} voltage falls below the OK threshold. As in the V_{CC} OK fault, the REF_OK fault disables the output after the current cycle has been completed. The fault logic will operate normally only when V_{REF} voltage is within the specification limits of REF_OK.

DRAIN Function

The drain pin, V_D monitors the voltage on the drain of the power switch and derives energy from it to keep the output stage in an off state when V_C or V_{CC} is below the minimum specified voltage.

■ 2067556 0003126 11T ■



PACKAGE DIMENSIONS IN mm (INCHES)

10.46

10.21


Lead Count

14L PDIP 16L SO Wide


D				Therma	ıl Data	16L S
Me	tric	Eng	glish	$R_{\Theta IC}$	typ	23
Max	Min	Max	Min	$R_{\Theta IA}$	typ	105
19.18	18.92	.755	.745			


.402

.412



PACKAGE THERMAL DATA





Ordering Information

Part Number	Description	
CS-5101N14	14L PDIP	
CS-5101DW16	16L SO Wide	

PATENTS PENDING

CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.

6/27/96

© 1996 Cherry Semiconductor Corporation