

## 5. ELECTRIC CHARACTERISTICS

Absolute maximum ratings ( $T_a=25^{\circ}\text{C}$ )

Parameter	Symbol	Test condition	Ratings	Units
Power supply voltage	$V_{DD}$		-0.5 to +7.0	v
	$AV_{REF}$		-0.5 to $V_{DD}+0.5$	v
	$AV_{SS}$		-0.5 to +0.5	v
Input voltage	$V_{I1}$		-0.5 to $V_{DD}+0.5$	v
	$V_{I2}$	(Note)	-0.5 to $AV_{REF}+0.5$	v
Output voltage	$V_O$		-0.5 to $V_{DD}+0.5$	v
Output low current	$I_{OL}$	Per pin	15	mA
		Total, all outputs	100	mA
Output high current	$I_{OH}$	Per pin	-10	mA
		Total, all outputs	-50	mA
Operation temperature	$T_{opt}$		-10 to +70	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$		-65 to +150	$^{\circ}\text{C}$

Note: Pins of P70/ANI0-P75/ANI5, P66/WAIT/ANI6, and P67/REFRQ/ANI7 are used as A/D converter input pins. However, the absolute maximum rating of  $V_{I1}$  must also be satisfied.

Caution: If even one parameter exceeds the absolute maximum rating, even instantaneously, the quality of the product may be damaged. The absolute maximum rating is a rated threshold value at which the product can be physically damaged. Be sure to use the product within the absolute maximum ratings.

### Operation conditions

Clock frequency	Operation temperature ( $T_{opt}$ )	Power supply voltage( $V_{DD}$ )
$4\text{MHz} \leq f_{XX} \leq 12\text{MHz}$	-10 to +70 $^{\circ}\text{C}$	+5V $\pm 10\%$

Capacitance ( $T_a=25^\circ\text{C}$ ,  $V_{DD}=V_{SS}=0$  V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Units
Input capacitance	$C_I$	$f=1\text{MHz}$ Unmeasured pins returned to 0 V			20	pF
Output capacitance	$C_O$				20	pF
Input/output capacitance	$C_{IO}$				20	pF

Oscillator Characteristics ( $T_a=-40$  to  $+85^\circ\text{C}$ ,  $V_{DD}=+5\text{V}\pm10\%$ ,  $V_{SS}=0\text{V}$ )

Resonator	Recommended constants	Item	MIN.	MAX.	Units
Ceramic oscillator or cristal resonator		Oscillation frequency (fxx)	4	12	MHz
External clock		X1 input frequency (fx)	4	12	MHz
		X1 input rise time/fall time( $t_{XR}, t_{XF}$ )	0	30	ns
		X1 input high/low level width ( $t_{WXH}, t_{WXL}$ )	30	130	ns

Caution: To use the clock oscillator, wire the portions surrounded by [----] to avoid wiring capacitance affection, etc., as follows:

- Make wiring as extremely short as possible.
- Do not cross the oscillator and any other signal line over each other.
- Do not put the oscillator near any line where high current fluctuates.
- Be sure to place oscillator capacitor ground point in the same potential as the V<sub>SS</sub> pin.  
Do not connect to any ground pattern where high current flows.
- Do not take out any signal from the oscillator.

#### Recommended oscillator constants

#### Ceramic oscillator

Manufacturer	Frequency [MHz]	Product name	Recommended constants	
			C1[pF]	C2[pF]
MURATA	12	CSA12.0MTZ	30	30
		CST12.0MTW	Contained a condenser	

**DC characteristics (Ta=-10°C to +70°C, V<sub>DD</sub>=+5V±10%, V<sub>SS</sub>=0 V)**

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Units
Input low voltage	V <sub>IL</sub>			0		0.8	V
Input high voltage	V <sub>IH1</sub>	Pins except for listed in Note 1 or 2		2.2		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Pins listed in Note 1		2.2		A <sub>VREF</sub>	V
	V <sub>IH3</sub>	Pins listed in Note 2		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Output low voltage	V <sub>OL1</sub>	I <sub>OL</sub> =2.0mA				0.45	V
	V <sub>OL2</sub>	I <sub>OL</sub> =8.0mA (Note 3)				1.0	V
Output high voltage	V <sub>OH1</sub>	I <sub>OH</sub> =-1.0mA		V <sub>DD</sub> -1.0			V
	V <sub>OH2</sub>	I <sub>OH</sub> =-100uA		V <sub>DD</sub> -0.5			V
	V <sub>OH3</sub>	I <sub>OH</sub> =-5.0mA (Note 4)		2.0			V
X1 input low current	I <sub>IL</sub>	0≤V <sub>I</sub> ≤V <sub>IL</sub>				-100	uA
X1 input high current	I <sub>IH</sub>	V <sub>IH3</sub> ≤V <sub>I</sub> ≤V <sub>DD</sub>				100	uA
Input leakage current	I <sub>LI</sub>	0V≤V <sub>I</sub> ≤V <sub>DD</sub>				±10	uA
Output leakage current	I <sub>LO</sub>	0 V≤V <sub>O</sub> ≤V <sub>DD</sub>				±10	uA
A <sub>VREF</sub> current	A <sub>VREF</sub>	Operation mode f <sub>xx</sub> =12MHz			1.5	5.0	mA
V <sub>DD</sub> supply current power	I <sub>DD1</sub>	Operation mode f <sub>xx</sub> =12MHz			20	40	mA
	I <sub>DD2</sub>	HALT mode f <sub>xx</sub> =12MHz			7	20	mA
Data retention voltage	V <sub>DDDR</sub>	STOP mode		2.5		5.5	V
Data retention current	I <sub>DDDR</sub>	STOP mode	V <sub>DDDR</sub> =2.5V		2	20	uA
			V <sub>DDDR</sub> =5V±10%		5	50	uA
Pull-up resistor	R <sub>L</sub>	V <sub>I</sub> =0 V		15	40	80	kΩ
EEPROM write voltage		4MHz≤f <sub>xx</sub> ≤12MHz		4.5		5.5	V

Notes 1: Pins of P70/ANI0-P75/ANI5, P66/WAIT/ANI6, and P67/REFRQ/ANI7 except are used as A/D converter input pins.

2: X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, and EA pins.

3: P40/AD0-P47/AD7 and P50/A8-P57/A15 pins.

4: P00-P07 pins.

AC characteristics ( $T_a = -10^\circ C$  to  $+70^\circ C$ ,  $V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0 V$ )

Read/write operation (1/2)

Parameter	Symbol	Test condition	MIN.	MAX.	Units
X1 input clock cycle time	$t_{CYX}$		82	250	ns
Address setup time to ASTB ↓	$t_{SAST}^*$		52		ns
Address hold time from ASTB ↓ (Note)	$t_{HSTA}$		25		ns
Address hold time from RD ↓	$t_{HRA}$		30		ns
Address hold time from WR ↓	$t_{HWA}$		30		ns
Address → RD ↓ delay time	$t_{DAR}^*$		129		ns
Address float time RD ↓	$t_{FAR}^*$		11		ns
Address → data input time	$t_{DAID}^*$	Wait count=0		228	ns
ASTB ↓ → data input time	$t_{DSTID}^*$	Wait count=0		181	ns
RD ↓ → data input time	$t_{DRID}^*$	Wait count=0		100	ns
ASTB ↓ → RD ↓ delay time	$t_{DSTR}^*$		52		ns
Data hold time from RD ↓	$t_{HRID}$		0		ns
RD ↓ → address active time	$t_{DRA}^*$		124		ns
RD ↓ → ASTB ↓ delay time	$t_{DRST}^*$		124		ns
RD low level width	$t_{WRL}^*$	Wait count=0	124		ns
ASTB high level width	$t_{WSHT}^*$		52		ns
Address → WR ↓ delay time	$t_{DAW}^*$		129		ns
ASTB ↓ → data output time	$t_{DSTOD}^*$			142	ns
WR ↓ → data output time	$t_{DWOD}$			60	ns
ASTB ↓ → WR ↓ delay time	$t_{DSTW1}^*$	When refresh is disabled.	52		ns
	$t_{DSTW2}^*$	When refresh is enabled.	129		ns
Data setup time to WR ↓	$t_{SODWR}^*$	Wait count=0	146		ns
Data setup time to WR ↓	$t_{SODWF}^*$	When refresh is enabled.	22		ns
Data hold time from WR ↓ (Note)	$t_{HWOD}$		20		ns
WR ↓ → ASTB ↓ delay time	$t_{DWST}^*$		42		ns
WR low level width	$t_{WWL1}^*$	Wait count=0 when refresh is disabled.	196		ns
	$t_{WWL2}^*$	Wait count=0 when refresh is enabled.	114		ns
Address → WAIT ↓ input time	$t_{DAWT}^*$			146	ns
ASTB ↓ → WAIT ↓ input time	$t_{DSTWT}^*$			84	ns

Note: The hold time contains the  $V_{OH}$ ,  $V_{OL}$  holding time under the load conditions of  $C_L = 100 \text{ pF}$  and  $R_L = 2k\Omega$ .

- Remarks 1: The numeric values listed in the table are values when  $f_{XX}=12 \text{ MHz}$  and  $C_L=100 \text{ pF}$ .  
 2: For the parameters with an asterisk under Symbol, also see  $T_{CYX}$ -dependent Bus Timing Definition.

## Read/write operation (2/2)

Parameter	Symbol	Test condition	MIN.	MAX.	Units
ASTB ↓ — WAIT retention time	$t_{HSTWT}^*$	External wait count=1	174		ns
ASTB ↓ — WAIT ↓ delay time	$t_{DSTWTH}^*$	External wait count=1		273	ns
RD ↓ — WAIT ↓ input time	$t_{DRWTL}^*$			22	ns
RD ↓ — WAIT retention time	$t_{HRWT}^*$	External wait count=1	87		ns
RD ↓ — WAIT ↓ delay time	$t_{DRWTH}^*$	External wait count=1		186	ns
WAIT ↑ — data input time	$t_{DWTID}^*$			62	ns
WAIT ↑ — WR ↓ delay time	$t_{DWTW}^*$		154		ns
WAIT ↑ — RD ↓ delay time	$t_{DWTR}^*$		72		ns
WR ↓ — WAIT ↓ input time (when refresh is disabled)	$t_{DWWTL}^*$			22	ns
WR ↓ — WAIT retention time	When refresh is disabled	$t_{HWT1}^*$	External wait count=1	87	ns
	When refresh is enabled	$t_{HWT2}^*$	External wait count=1	5	ns
WR ↓ — WAIT ↓ delay time	When refresh is disabled	$t_{DWWTH1}^*$	External wait count=1	186	ns
	When refresh is enabled	$t_{DWWTH2}^*$	External wait count=1	104	ns
RD ↓ — REFRQ ↓ delay time	$t_{DRRFQ}^*$		154		ns
WR ↓ — REFRQ ↓ delay time	$t_{DWRFQ}^*$		72		ns
REFRQ low level width	$t_{WRFQL}^*$		120		ns
REFRQ ↑ — ASTB ↓ delay time	$t_{DRFQST}^*$		280		ns

Remarks 1: The numeric values in the table apply when  $f_{XX}=12$  MHz and  $C_L=100$  pF.

2: For the parameters with an asterisk under the Symbol, also see  $t_{CYX}$ -dependent Bus Timing Definition.

## Serial operation

Parameter	Symbol	Test condition		MIN.	MAX.	Units
Serial clock cycle time	$t_{CYSK}$	Input	External clock	1.0		us
		Output	Internal divide by 16	1.3		us
			Internal divide by 64	5.3		us
Serial clock low level width	$t_{WSKL}$	Input	External clock	420		ns
		Output	Internal divide by 16	556		ns
			Internal divide by 64	2.5		us
Serial clock high level width	$t_{WSKH}$	Input	External clock	420		ns
		Output	Internal divide by 16	556		ns
			Internal divide by 64	2.5		us
SI, SBO setup time to $\overline{SCK} \downarrow$	$t_{SSSK}$			150		ns
SI, SBO hold time from $\overline{SCK} \downarrow$	$t_{HSSK}$			400		ns
SO/SBO output delay time from $\overline{SCK} \downarrow$	$t_{DSBSK1}$	CMOS push-pull output (3-line serial I/O mode)		0	300	ns
	$t_{DSBSK2}$	Open drain output (SBI mode), $R_L=1k\Omega$		0	800	ns
SBO high hold time from $\overline{SCK} \downarrow$	$t_{HSBSK}$	SBI mode		4		$t_{CYX}$
SBO low setup time to $\overline{SCK} \downarrow$	$t_{SSBSK}$			4		$t_{CYX}$
SBO low level width	$t_{WSBL}$			4		$t_{CYX}$
SBO high level width	$t_{WSBH}$			4		$t_{CYX}$

Remarks: The numeric values listed in the table are values when  $f_{XX}=12$  MHz and  $C_L=100$  pF.

## Other operations

Parameter	Symbol	Test condition	MIN.	MAX.	Units
NMI low level width	$t_{WNIL}$		10		us
NMI high level width	$t_{WNH}$		10		us
INTP0-INTP5 low level width	$t_{WITL}$		24		$t_{CYX}$
INTP0-INTP5 high level width	$t_{WITH}$		24		$t_{CYX}$
RESET low level width	$t_{WRSL}$		10		us
RESET high level width	$t_{WRSH}$		10		us

## External clock timing

Parameter	Symbol	Test condition	MIN.	MAX.	Units
X1 input low level width	$t_{WXL}$		30	130	ns
X1 input high level width	$t_{WXH}$		30	130	ns
X1 input rise time	$t_{XR}$		0	30	ns
X1 input fall time	$t_{XF}$		0	30	ns
X1 input clock cycle time	$t_{CYX}$		82	250	ns

■ 6427525 0081368 939 ■

A/D converter characteristics ( $T_a = -10^\circ C$  to  $+70^\circ C$ ,  $V_{DD} = +5V \pm 10\%$ ,  
 $V_{SS} = AV_{SS} = 0 V$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Units
Resolution			8			bit
(Note 1) Total error		$4.0V \leq AV_{REF} \leq V_{DD}$			0.4	%
		$3.6V \leq AV_{REF} \leq V_{DD}$			0.8	%
Quantization error					$\pm 1/2$	LSB
Conversion time	$t_{CONV}$	$82ns \leq t_{CYX} < 125ns$ When ADM FR bit is 0	360			$t_{CYX}$
		$125ns \leq t_{CYX} < 250ns$ When ADM FR bit is 1	240			$t_{CYX}$
Sampling time	$t_{SAMP}$	$82ns \leq t_{CYX} < 125ns$ When ADM FR bit is 0	72			$t_{CYX}$
		$125ns \leq t_{CYX} < 250ns$ When ADM FR bit is 1	48			$t_{CYX}$
Analog input voltage	$V_{IN}$		-0.3		$AV_{REF} + 0.3$	V
Analog input impedance	$R_{IN}$			1000		MΩ
Reference voltage	$AV_{REF}$		3.6		$V_{DD}$	V
$AV_{REF}$ current	$AI_{REF}$	$f_{xx} = 12MHz$		1.5	5.0	mA
		(Note 2)		0.2	1.5	mA

- Notes 1: It does not contain a quantization error. It is represented by a ratio to the full scale value.  
 2: When the ADM register CS bit is 0.

## $t_{CYX}$ -dependent bus timing definition (1/2)

Parameter	Symbol	Test condition	MIN./MAX.	12MHz	Units
X1 input clock cycle time	$t_{CYX}$		MIN	82	ns
Address setup time to ASTB $\dagger$	$t_{SAST}$	$t_{CYX}^{-30}$	MIN.	52	ns
Address hold time from RD $\dagger$	$t_{HRA}$		MIN.	30	ns
Address hold time from WR $\dagger$	$t_{HWA}$		MIN.	30	ns
Address $\rightarrow$ RD $\dagger$ delay time	$t_{DAR}$	$2t_{CYX}^{-35}$	MIN.	129	ns
Address float time to RD $\dagger$	$t_{FAR}$	$t_{CYX}^{-2-30}$	MIN.	11	ns
Address $\rightarrow$ data input time	$t_{DAID}$	$(4+2n)t_{CYX}^{-100}$	MAX.	228 (Note)	ns
ASTB $\dagger$ $\rightarrow$ data input time	$t_{DSTID}$	$(3+2n)t_{CYX}^{-65}$	MAX.	181 (Note)	ns
RD $\dagger$ $\rightarrow$ data input time	$t_{DRID}$	$(2+2n)t_{CYX}^{-64}$	MAX.	100 (Note)	ns
ASTB $\dagger$ $\rightarrow$ RD $\dagger$ delay time	$t_{DSTR}$	$t_{CYX}^{-30}$	MIN.	52	ns
RD $\rightarrow$ address active time	$t_{DRA}$	$2t_{CYX}^{-40}$	MIN.	124	ns
RD $\dagger$ $\rightarrow$ ASTB $\dagger$ delay time	$t_{DRST}$	$2t_{CYX}^{-40}$	MIN.	124	ns
RD low level width	$t_{WRL}$	$(2+2n)t_{CYX}^{-40}$	MIN.	124 (Note)	ns
ASTB high level width	$t_{WSTH}$	$t_{CYX}^{-30}$	MIN.	52	ns
Address $\rightarrow$ WR $\dagger$ delay time	$t_{DAW}$	$2t_{CYX}^{-35}$	MIN.	129	ns
ASTB $\dagger$ $\rightarrow$ data output time	$t_{DSTOD}$	$t_{CYX}^{+60}$	MAX.	142	ns
ASTB $\dagger$ $\rightarrow$ WR $\dagger$ delay time	$t_{DSTW1}$	$t_{CYX}^{-30}$ (When refresh is disabled.)	MIN.	52	ns
	$t_{DSTW2}$	$2t_{CYX}^{-35}$ (When refresh is enabled.)	MIN.	129	ns
Data setup time to WR $\dagger$	$t_{SODWR}$	$(3+2n)t_{CYX}^{-100}$	MIN.	146 (Note)	ns
Data setup time to WR $\dagger$	$t_{SODWF}$	$t_{CYX}^{-60}$ (When refresh is enabled.)	MIN.	22	ns
WR $\dagger$ $\rightarrow$ ASTB $\dagger$ delay time	$t_{DWST}$	$t_{CYX}^{-40}$	MIN.	42	ns
WR low level width	$t_{WWL1}$	$(3+2n)t_{CYX}^{-50}$ (When refresh is disabled.)	MIN.	196 (Note)	ns
	$t_{WWL2}$	$(2+2n)t_{CYX}^{-50}$ (When refresh is enabled.)	MIN.	114 (Note)	ns
Address $\rightarrow$ WAIT $\dagger$ input time	$t_{DAWT}$	$3t_{CYX}^{-100}$	MAX.	146	ns
ASTB $\dagger$ $\rightarrow$ WAIT $\dagger$ input time	$t_{DSTWT}$	$2t_{CYX}^{-80}$	MAX.	84	ns

Remarks: n denotes the number of wait states.

Note: When n=0.

$t_{CYX}$ -dependent bus timing definition (2/2)

Parameter	Symbol	Test condition	MIN./MAX.	12MHz	Units
ASTB ↓ — WAIT retention time	$t_{HSTWT}$	$2Xt_{CYX}+10$	MIN.	174 <sup>(Note)</sup>	ns
ASTB ↓ — WAIT ↓ delay time	$t_{DSTWTH}$	$2(1+X)t_{CYX}-55$	MAX.	273 <sup>(Note)</sup>	ns
RD ↓ — WAIT ↓ input time	$t_{DRWTL}$	$t_{CYX}-60$	MAX.	22	ns
RD ↓ — WAIT retention time	$t_{HRWT}$	$(2X-1)t_{CYX}+5$	MIN.	87 <sup>(Note)</sup>	ns
RD ↓ — WAIT ↓ delay time	$t_{DRWTH}$	$(2X+1)t_{CYX}-60$	MAX.	186 <sup>(Note)</sup>	ns
WAIT ↓ — data input time	$t_{DWTID}$	$t_{CYX}-20$	MAX.	62	ns
WAIT ↓ — WR ↓ delay time	$t_{DWTW}$	$2t_{CYX}-10$	MIN.	154	ns
WAIT ↓ — RD ↓ delay time	$t_{DWTR}$	$t_{CYX}-10$	MIN.	72	ns
WR ↓ — WAIT ↓ input time (when refresh is disabled)	$t_{DWTL}$	$t_{CYX}-60$	MAX.	22	ns
WR ↓ — WAIT retention time	When refresh is disabled	$(2X-1)t_{CYX}+5$	MIN.	87 <sup>(Note)</sup>	ns
	When refresh is enabled	$2(X-1)t_{CYX}+5$	MIN.	5 <sup>(Note)</sup>	ns
WR ↓ — WAIT ↓ delay time	When refresh is disabled	$(2X+1)t_{CYX}-60$	MAX.	186 <sup>(Note)</sup>	ns
	When refresh is enabled	$2Xt_{CYX}-60$	MAX.	104 <sup>(Note)</sup>	ns
RD ↓ — REFRQ ↓ delay time	$t_{DRREQ}$	$2t_{CYX}-10$	MIN.	154	ns
WR ↓ — REFRQ ↓ delay time	$t_{DWREQ}$	$t_{CYX}-10$	MIN.	72	ns
REFRQ low level width	$t_{WRFQL}$	$2t_{CYX}-44$	MIN.	120	ns
REFRQ ↓ — ASTB ↓ delay time	$t_{DRFQST}$	$4t_{CYX}-48$	MIN.	280	ns

Remarks 1: X: Number of external wait cycles (1, 2, ...)

2:  $t_{CYX} \approx 82\text{ns}$  ( $f_{XX}=12\text{MHz}$ )

3: n denotes the number of wait cycles.

Note: When X=1.


■ 6427525 0081371 423 ■

Data retention characteristics ( $T_a = -10^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Units
Data retention voltage	$V_{DDDR}$	STOP mode	2.5		5.5	v
Data retention current	$I_{DDDR}$	$V_{DDDR} = 2.5\text{V}$		2	20	uA
		$V_{DDDR} = 5\text{V} \pm 10\%$		5	50	uA
$V_{DD}$ rise time	$t_{RVD}$		200			us
$V_{DD}$ fall time	$t_{FVD}$		200			us
$V_{DD}$ retention time from STOP mode setting	$t_{HVD}$		0			ms
STOP release signal input time	$t_{DREL}$		0			ms
Oscillation stable wait time	$t_{WAIT}$	Crystal resonator	30			ms
		Ceramic oscillator	5			ms
Input low voltage	$V_{IL}$	Specific pins (Note)	0		0.1 $V_{DDDR}$	v
Input high voltage	$V_{IH}$		0.9 $V_{DDDR}$		$V_{DDDR}$	v


Note: RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI,  
 P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK,  
 P33/SO/SB0, and  $\overline{EA}$  pins

AC Timing Test Points




## Timing Waveforms

### Read operation




### Write operation




■ 6427525 0081373 2T6 ■

## External WAIT Signal Input Timing

### Read operation




### Write operation




## Refresh Timing Waveforms

Refresh after read




Refresh after write




■ 6427525 0081375 079 ■


**Serial Operation**  
**3-line serial I/O mode**





**SBI Mode**  
**Bus release signal transfer**




**Command signal transfer**




### Interrupt Input Timing




### Reset Input Timing



## External Clock Timing




## Data Retention Characteristics



## 6. PACKAGE INFORMATION

### 64PIN PLASTIC SHRINK DIP (750 mil)




P64C-70-750A,C

#### NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	$0.50^{+0.10}$	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	$3.2^{+0.3}$	$0.126^{+0.012}$
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007

## 64 PIN PLASTIC QFP (□14)



### NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	$17.6 \pm 0.4$	$0.693 \pm 0.016$
B	$14.0 \pm 0.2$	$0.551 \pm 0.008$
C	$14.0 \pm 0.2$	$0.551 \pm 0.008$
D	$17.6 \pm 0.4$	$0.693 \pm 0.016$
F	1.0	0.039
G	1.0	0.039
H	$0.35 \pm 0.10$	$0.014 \pm 0.004$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	$1.8 \pm 0.2$	$0.071 \pm 0.008$
L	$0.8 \pm 0.2$	$0.031 \pm 0.008$
M	$0.15 \pm 0.05$	$0.006 \pm 0.003$
N	0.10	0.004
P	2.55	0.100
Q	$0.1 \pm 0.1$	$0.004 \pm 0.004$
S	2.85 MAX.	0.112 MAX.