

# MC100EP196

## 3.3V ECL Programmable Delay Chip with FTUNE

The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from  $V_{CC}$  to  $V_{EE}$  to fine tune the output delay from 0 to 60 ps.

The delay section consists of a programmable matrix of gates and multiplexers as shown in the logic diagram, Figure 2. The delay increment of the EP196 has a digitally selectable resolution of about 10 ps and a range of up to 10 ns. The required delay is selected by the 10 programmable data select inputs D[0:9] which are latched on chip by a high signal on the latch enable (LEN) control. Delays are set by programming values of 0000000000 to 1111111111 on the D0 (LSB) through D9 (MSB) as shown in Table 1.

Because the EP196 is designed using a chain of multiplexers, it has a fixed minimum delay of 2.4 ns. An additional pin, D10, is provided for cascading multiple PDCs for increased programmable range. The cascade logic allows full control of multiple PDCs.

Select input pins, D0–D10, may be threshold controlled by combinations of interconnects between  $V_{EF}$  (pin 7) and  $V_{CF}$  (pin 8) for CMOS, ECL, or TTL level signals. TTL and CMOS operation is available in PECL mode only. For CMOS input levels, leave  $V_{CF}$  and  $V_{EF}$  open. For ECL operation, short  $V_{CF}$  and  $V_{EF}$  (pins 7 and 8). For TTL level operation, connect a 1.5 V supply reference to  $V_{CF}$  and leave open  $V_{EF}$  pin. The 1.5 V reference voltage to  $V_{CF}$  pin can be accomplished by placing a 2.2 k $\Omega$  resistor between  $V_{CF}$  and  $V_{EE}$  for 3.3 V power supply.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The 100 Series contains temperature compensation.

- Maximum Frequency > 1.2 GHz Typical
- PECL Mode Operating Range:  $V_{CC} = 3.0$  V to 3.6 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:  $V_{CC} = 0$  V with  $V_{EE} = -3.0$  V to  $-3.6$  V
- Open Input Default State
- Safety Clamp on Inputs
- A Logic High on the  $\overline{EN}$  Pin Will Force Q to Logic Low
- D[0:10] Can Accept Either ECL, CMOS, or TTL Inputs
- $V_{BB}$  Output Reference Voltage




ON Semiconductor®

<http://onsemi.com>

### MARKING DIAGRAM\*



LQFP-32  
FA SUFFIX  
CASE 873A




A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

\*For additional information, refer to Application Note AND8002/D

### ORDERING INFORMATION

| Device         | Package | Shipping         |
|----------------|---------|------------------|
| MC100EP196FA   | LQFP-32 | 250 Units/Tray   |
| MC100EP196FAR2 | LQFP-32 | 2000/Tape & Reel |

# MC100EP196



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead LQFP Pinout (Top View)

## PIN DESCRIPTION

| PIN                              | FUNCTION                             |
|----------------------------------|--------------------------------------|
| $IN^*$ , $\overline{IN}^*$       | ECL Signal Input                     |
| $\overline{EN}^*$                | ECL Input Enable                     |
| $D[0:10]^*$                      | CMOS, ECL, or TTL Select Inputs      |
| $Q$ , $\overline{Q}$             | ECL Signal Output                    |
| $LEN^*$                          | ECL Latch Enable Input               |
| $SETMIN^*\dagger$                | ECL Minimum Delay Set Input          |
| $SETMAX^*$                       | ECL Maximum Delay Set Input          |
| $CASCADE$ , $\overline{CASCADE}$ | ECL Cascade Signal Output            |
| $V_{BB}$                         | Output Reference Voltage             |
| $V_{CC}$                         | Positive Supply                      |
| $V_{EE}$                         | Negative Supply                      |
| $V_{CF}$                         | CMOS, ECL, or TTL Input Select Input |
| $V_{EF}$                         | ECL Reference Mode Connection        |
| $FTUNE^*$                        | Fine Tuning Input                    |

\* Pins will default LOW ( $V_{EE}$ ) when left open.

$\dagger$ SETMIN will override SETMAX if both pins are high.

## TRUTH TABLE

|                 |                                  |                        |
|-----------------|----------------------------------|------------------------|
| $\overline{EN}$ | L*                               | $Q = IN$               |
| $\overline{EN}$ | H                                | Q Logic Low            |
| $LEN$           | L*                               | Pass Through $D[0:10]$ |
| $LEN$           | H                                | Latch $D[0:10]$        |
| $SETMIN$        | L*                               | Normal Mode            |
| $SETMIN$        | H                                | Min Delay Path         |
| $SETMAX$        | L*                               | Normal Mode            |
| $SETMAX$        | H                                | Max Delay Path         |
| $V_{CF}$        | $V_{EF}$ Pin**                   | ECL Mode               |
| $V_{CF}$        | No Connect                       | CMOS Mode              |
| $V_{CF}$        | $1.5\text{ V} \pm 100\text{ mV}$ | TTL Mode***            |

\* Internal pulldown will provide logic low if pin left unconnected.

\*\* Short  $V_{CF}$  (pin 8) and  $V_{EF}$  (pin 7).

\*\*\* For TTL Mode, if no external voltage can be provided, the reference voltage can be provided by connecting the appropriate resistor between  $V_{CF}$  and  $V_{EE}$  pins.

| Power Supply | Resistor Value<br>5% (Tolerance) |
|--------------|----------------------------------|
| 3.3 V        | 2.2 k $\Omega$                   |

| DATA INPUT OPERATING VOLTAGE TABLE      |                               |     |      |      |
|---|-------------------------------|-----|------|------|
| POWER SUPPLY<br>( $V_{CC}$ , $V_{EE}$ ) | DATA SELECT INPUTS (D [0:10]) |     |      |      |
|   | CMOS                          | TTL | PECL | NECL |
| PECL                                    | ✓                             | ✓   | ✓    | N/A  |
| NECL                                    | N/A                           | N/A | N/A  | ✓    |




Figure 2. Logic Diagram

Table 1. Theoretical Delta Delay Values  
(does not include fixed minimum delay)

| D10 | D(9:0) Value | Delay Value | Comment   |
|-----|--------------|-------------|-----------|
|     | 000000000    | 0 ps        | (SET MIN) |
|     | 000000001    | 10 ps       |           |
|     | 000000010    | 20 ps       |           |
|     | 000000011    | 30 ps       |           |
|     | 000000100    | 40 ps       |           |
|     | 000000101    | 50 ps       |           |
|     | 000000110    | 60 ps       |           |
|     | 000000111    | 70 ps       |           |
|     | 000001000    | 80 ps       |           |
|     | 000010000    | 160 ps      |           |
|     | 000010000    | 320 ps      |           |
|     | 000100000    | 640 ps      |           |
|     | 001000000    | 1280 ps     |           |
|     | 010000000    | 2560 ps     |           |
|     | 100000000    | 5120 ps     |           |
|     | 111111111    | 10230 ps    |           |
| 1   | XXXXXXXXXX   | 10240 ps    | (SET MAX) |

Table 2. Typical FTUNE Delay Pin

| Input Range         | Output Range |
|---------------------|--------------|
| $V_{CC}-V_{EE}$ (V) | 0 – 60 (ps)  |

# MC100EP196

## ATTRIBUTES

| Characteristics  | Value   |
|--|---|
| Internal Input Pulldown Resistor                       | 75 k $\Omega$   |
| Internal Input Pullup Resistor                         | N/A   |
| ESD Protection   | Human Body Model<br>Machine Model<br>Charged Device Model |
|  | > 2 kV<br>> 100 V<br>> 2 kV                               |
| Moisture Sensitivity (Note 1)                          | Level 2   |
| Flammability Rating                                    | Oxygen Index: 28 to 34<br>UL 94 V-0 @ 0.125 in"           |
| Transistor Count                                       | 1279 Devices  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |   |

1. For additional information, see Application Note AND8003/D.

# MC100EP196

## MAXIMUM RATINGS (Note 2)

| Symbol           | Parameter  | Condition 1                                    | Condition 2  | Rating      | Units        |
|------------------|--|--|--|-------------|--------------|
| V <sub>CC</sub>  | PECL Mode Power Supply                             | V <sub>EE</sub> = 0 V                          |  | 6           | V            |
| V <sub>EE</sub>  | NECL Mode Power Supply                             | V <sub>CC</sub> = 0 V                          |  | -6          | V            |
| V <sub>I</sub>   | PECL Mode Input Voltage<br>NECL Mode Input Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | V <sub>I</sub> ≤ V <sub>CC</sub><br>V <sub>I</sub> ≥ V <sub>EE</sub> | 6<br>-6     | V<br>V       |
| I <sub>out</sub> | Output Current                                     | Continuous<br>Surge                            |  | 50<br>100   | mA<br>mA     |
| I <sub>BB</sub>  | V <sub>BB</sub> Sink/Source                        |  |  | ± 0.5       | mA           |
| T <sub>A</sub>   | Operating Temperature Range                        |  |  | -40 to +85  | °C           |
| T <sub>stg</sub> | Storage Temperature Range                          |  |  | -65 to +150 | °C           |
| θ <sub>JA</sub>  | Thermal Resistance (Junction-to-Ambient)           | 0 LFPM<br>500 LFPM                             | 32 LQFP<br>32 LQFP   | 80<br>55    | °C/W<br>°C/W |
| θ <sub>JC</sub>  | Thermal Resistance (Junction-to-Case)              | std bd   | 32 LQFP  | 12 to 17    | °C/W         |
| T <sub>sol</sub> | Wave Solder  | < 2 to 3 sec @ 248°C                           |  | 265         | °C           |

2. Maximum Ratings are those values beyond which device damage may occur.

## DC CHARACTERISTICS, PECL V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 3)

| Symbol             | Characteristic  | -40°C        |      |            | 25°C         |      |            | 85°C         |      |            | Unit |
|--------------------|---|--------------|------|------------|--------------|------|------------|--------------|------|------------|------|
|                    |   | Min          | Typ  | Max        | Min          | Typ  | Max        | Min          | Typ  | Max        |      |
| I <sub>EE</sub>    | Power Supply Current  | 100          | 125  | 160        | 110          | 130  | 170        | 110          | 135  | 175        | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 4)                                      | 2155         | 2300 | 2405       | 2155         | 2300 | 2405       | 2155         | 2300 | 2405       | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 4)                                       | 1355         | 1520 | 1605       | 1355         | 1500 | 1605       | 1355         | 1485 | 1605       | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)                                 |              |      |            |              |      |            |              |      |            | mV   |
|                    | PECL  | 2075         |      | 3300       | 2075         |      | 3300       | 2075         |      | 3300       |      |
|                    | CMOS  | 2000         |      | 3300       | 2000         |      | 3300       | 2000         |      | 3300       |      |
|                    | TTL   | 2000         |      | 3300       | 2000         |      | 3300       | 2000         |      | 3300       |      |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)                                  |              |      |            |              |      |            |              |      |            | mV   |
|                    | PECL  | 1355         |      | 1675       | 1355         |      | 1675       | 1355         |      | 1675       |      |
|                    | CMOS  | 0            |      | 800        | 0            |      | 800        | 0            |      | 800        |      |
|                    | TTL   | 0            |      | 800        | 0            |      | 800        | 0            |      | 800        |      |
| V <sub>BB</sub>    | Output Voltage Reference  | 1775         | 1875 | 1975       | 1775         | 1875 | 1975       | 1775         | 1875 | 1975       | mV   |
| V <sub>CF</sub>    | TTL Mode Input Detect Voltage<br>@ I <sub>VC</sub> F = 700 μA     | 1.4          | 1.5  | 1.6        | 1.4          | 1.5  | 1.6        | 1.4          | 1.5  | 1.6        | V    |
| V <sub>EF</sub>    | Reference Voltage for<br>ECL Mode Connection                      | 1850         | 1979 | 2100       | 1800         | 1975 | 2125       | 1800         | 1966 | 2125       | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 5)   | 2.0          |      | 3.3        | 2.0          |      | 3.3        | 2.0          |      | 3.3        | V    |
| I <sub>IH</sub>    | Input HIGH Current<br>IN, IN̄, D0-D10, EN̄<br>Setmin, Setmax, LEN |              |      | 400<br>400 |              |      | 400<br>400 |              |      | 400<br>400 | μA   |
| I <sub>IHH</sub>   | FTUNE Input Current @ V <sub>CC</sub>                             |              |      | 400        |              |      | 400        |              |      | 400        | μA   |
| I <sub>IL</sub>    | Input LOW Current<br>IN<br>IN̄                                    | -150<br>-150 |      |            | -150<br>-150 |      |            | -150<br>-150 |      |            | μA   |
| I <sub>ILL</sub>   | FTUNE Input LOW Current @ V <sub>EE</sub>                         | -200         |      |            | -200         |      |            | -200         |      |            | μA   |

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -0.3 V.

4. All loading with 50 Ω to V<sub>CC</sub>-2.0 volts.

5. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>. V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

# MC100EP196

## DC CHARACTERISTICS, NECL $V_{CC} = 0\text{ V}$ , $V_{EE} = -3.0\text{ V}$ to $-3.6\text{ V}$ (Note 6)

| Symbol      | Characteristic   | -40°C        |       |            | 25°C         |       |            | 85°C         |       |            | Unit          |
|-------------|--|--------------|-------|------------|--------------|-------|------------|--------------|-------|------------|---------------|
|             |  | Min          | Typ   | Max        | Min          | Typ   | Max        | Min          | Typ   | Max        |               |
| $I_{EE}$    | Power Supply Current   | 100          | 125   | 160        | 110          | 130   | 170        | 110          | 135   | 175        | mA            |
| $V_{OH}$    | Output HIGH Voltage (Note 7)   | -1145        | -1000 | -895       | -1145        | -1000 | -895       | -1145        | -1000 | -895       | mV            |
| $V_{OL}$    | Output LOW Voltage (Note 7)  | -1945        | -1780 | -1695      | -1945        | -1800 | -1695      | -1945        | -1815 | -1695      | mV            |
| $V_{IH}$    | Input HIGH Voltage (Single-Ended)<br>NECL  | -1225        | -1394 | -880       | -1225        | -1412 | -880       | -1225        | -1429 | -880       | mV            |
| $V_{IL}$    | Input LOW Voltage (Single-Ended)<br>NECL   | -1945        | -1417 | -1625      | -1945        | -1435 | -1625      | -1945        | -1453 | -1625      | mV            |
| $V_{BB}$    | Output Voltage Reference   | -1525        | -1425 | -1325      | -1525        | -1425 | -1325      | -1525        | -1425 | -1325      | mV            |
| $V_{EF}$    | Mode Connection  | -1450        | -1321 | -1200      | -1500        | -1325 | -1175      | -1500        | -1334 | -1175      | mV            |
| $V_{IHCMR}$ | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 8)                            | $V_{EE}+2.0$ |       | 0          | $V_{EE}+2.0$ |       | 0          | $V_{EE}+2.0$ |       | 0          | V             |
| $I_{IH}$    | Input HIGH Current<br>IN, $\overline{IN}$ , D0-D10, $\overline{EN}$<br>Setmin, Setmax, LEN |              |       | 400<br>400 |              |       | 400<br>400 |              |       | 400<br>400 | $\mu\text{A}$ |
| $I_{IHH}$   | FTUNE Input Current @ $V_{CC}$   |              |       | 400        |              |       | 400        |              |       | 400        | $\mu\text{A}$ |
| $I_{IL}$    | Input LOW Current<br>IN<br>$\overline{IN}$   | -150<br>-150 |       |            | -150<br>-150 |       |            | -150<br>-150 |       |            | $\mu\text{A}$ |
| $I_{ILL}$   | FTUNE Input LOW Current @ $V_{EE}$   | -200         |       |            | -200         |       |            | -200         |       |            | $\mu\text{A}$ |

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lpm is maintained.

6. Input and output parameters vary 1:1 with  $V_{CC}$ .

7. All loading with  $50\ \Omega$  to  $V_{CC}-2.0$  volts.

8.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

# MC100EP196

**AC CHARACTERISTICS**  $V_{CC} = 0\text{ V}$ ;  $V_{EE} = -3.0\text{ V}$  to  $-3.6\text{ V}$  or  $V_{CC} = 3.0\text{ V}$  to  $3.6\text{ V}$ ;  $V_{EE} = 0\text{ V}$  (Note 9)

| Symbol                 | Characteristic   | -40°C                       |  |                              | 25°C                         |   |                              | 85°C                         |   |   | Unit |
|------------------------|--|-----------------------------|--|------------------------------|------------------------------|---|------------------------------|------------------------------|---|---|------|
|                        |  | Min                         | Typ  | Max                          | Min                          | Typ   | Max                          | Min                          | Typ   | Max                                       |      |
| $f_{max}$              | Maximum Frequency  |                             | 1.2  |                              |                              | 1.2   |                              |                              | 1.2   |   | GHz  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>IN to Q; D(0-9) = 0<br>IN to Q; D(0-9) = 1023<br>$\overline{EN}$ to Q; D(0-9) = 0<br>D10 to CASCADE           | 1810<br>9500<br>1780<br>350 | 2210<br>11496<br>2277<br>450                                     | 2610<br>13500<br>2780<br>550 | 1960<br>10000<br>1930<br>380 | 2360<br>12258<br>2430<br>477                                      | 2760<br>14000<br>2930<br>580 | 2180<br>10955<br>2150<br>420 | 2580<br>13454<br>2650<br>520                                | 2980<br>15955<br>3150<br>620              | ps   |
| $t_{RANGE}$            | Programmable Range<br>{D(0-9) = HI} - {D(0-9) = LO}  | 8600                        | 9285   | 10000                        | 9200                         | 9897  | 10700                        | 9900                         | 10875   | 12000                                     | ps   |
| $\Delta t$             | Step Delay (Note 10)<br>D0 High<br>D1 High<br>D2 High<br>D3 High<br>D4 High<br>D5 High<br>D6 High<br>D7 High<br>D8 High<br>D9 High |                             | 12<br>28<br>46<br>64<br>90<br>245<br>530<br>1060<br>2160<br>4335 |                              |                              | 16<br>32<br>50<br>69<br>149<br>313<br>629<br>1237<br>2472<br>4955 |                              |                              | 11<br>39<br>63<br>154<br>337<br>681<br>1200<br>2712<br>5440 | 225<br>410<br>770<br>1520<br>3015<br>6015 | ps   |
| Mono                   | Monotonicity (Note 11)   |                             | 9  |                              |                              | 10  |                              |                              | 11  |   | ps   |
| $t_{SKEW}$             | Duty Cycle Skew (Note 12)<br>$ t_{PHL} - t_{PLH} $   |                             | 20   |                              |                              | 22  |                              |                              | 27  |   | ps   |
| $t_s$                  | Setup Time<br>D to LEN<br>D to IN (Note 13)<br>$\overline{EN}$ to IN (Note 14)   | 150<br>100<br>150           | -10<br>-130<br>-105  |                              | 150<br>100<br>150            | -70<br>-150<br>-120   |                              | 150<br>100<br>150            | -70<br>-165<br>-140   |   | ps   |
| $t_h$                  | Hold Time<br>LEN to D<br>IN to $\overline{EN}$ (Note 15)   | TBD<br>450                  | TBD<br>275   |                              | 200<br>450                   | 70<br>305   |                              | 200<br>450                   | 60<br>325   |   | ps   |
| $t_R$                  | Release Time<br>$\overline{EN}$ to IN (Note 16)<br>SET MAX to LEN<br>SET MIN to LEN  | 150<br>400<br>300           | -105<br>70<br>165  |                              | 150<br>400<br>350            | -120<br>110<br>180  |                              | 150<br>400<br>350            | -140<br>160<br>205  |   | ps   |
| $t_{jit}$              | Random Clock Jitter<br>@ 1.2 GHz, SETMAX Delay   |                             | 3  |                              |                              | 3   |                              |                              | 3   |   | ps   |
| $V_{PP}$               | Input Voltage Swing (Differential)   | 150                         | 800  | 1200                         | 150                          | 800   | 1200                         | 150                          | 800   | 1200                                      | mV   |
| $t_r$<br>$t_f$         | Output Rise/Fall Time<br>20-80% (Q)<br>20-80% (CASCADE)  | 85<br>100                   | 110<br>150   | 130<br>200                   | 95<br>110                    | 120<br>160  | 145<br>210                   | 110<br>125                   | 135<br>175  | 160<br>225                                | ps   |

9. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC} - 2.0\text{ V}$ .
10. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.
11. The monotonicity indicates the increased delay value for each binary count increment on the control inputs D(0-9).
12. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
13. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
14. This setup time is the minimum time that  $\overline{EN}$  must be asserted prior to the next transition of IN/ $\overline{IN}$  to prevent an output response greater than  $V_{CC} - 1425\text{ mV}$  to that IN/ $\overline{IN}$  transition.
15. This hold time is the minimum time that  $\overline{EN}$  must remain asserted after a negative going IN or positive going  $\overline{IN}$  to prevent an output response greater than  $V_{CC} - 1425\text{ mV}$  to that IN/ $\overline{IN}$  transition.
16. This release time is the minimum time that  $\overline{EN}$  must be deasserted prior to the next IN/ $\overline{IN}$  transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.


**Using the FTUNE Analog Input**

The analog FTUNE pin on the EP196 device is intended to add more delay in a tunable gate to enhance the 10 ps resolution capabilities of the fully digital EP196. The level of resolution obtained is dependent on the voltage applied to the FTUNE pin.

To provide this further level of resolution, the FTUNE pin must be capable of adjusting the additional delay finer than the 10 ps digital resolution (See Logic Diagram). This requirement is easily achieved because a 60 ps additional delay can be obtained over the entire FTUNE voltage range (See Figure 3). This extra analog range ensures that the FTUNE pin will be

capable even under worst case conditions of covering a digital resolution. Typically, the analog input will be driven by an external DAC to provide a digital control with very fine analog output steps. The final resolution of the device will be dependent on the width of the DAC chosen.

To determine the voltage range necessary for the FTUNE input, Figure 3 should be used. There are numerous voltage ranges which can be used to cover a given delay range; users are given the flexibility to determine which one best fits their designs.




**Figure 3. Typical EP196 Delay versus FTUNE Voltage**



**Cascading Multiple EP196s**

To increase the programmable range of the EP196, internal cascade circuitry has been included. This circuitry allows for the cascading of multiple EP196s without the need for any external gating. Furthermore, this capability requires only one more address line per added EP196. Obviously, cascading multiple programmable delay chips will result in a larger programmable range; however, this increase is at the expense of a longer minimum delay.

Figure 4 illustrates the interconnect scheme for cascading two EP196s. As can be seen, this scheme can easily be expanded for larger EP196 chains. The D10 input of the EP196 is the cascade control pin. With the interconnect scheme of Figure 4 when D10 is asserted, it signals the need for a larger programmable range than is achievable with a single device. The A11 address can be added to generate a cascade output for the next EP196. For a 2-device configuration, A11 is not required.



**Figure 4. Cascading Interconnect Architecture**

An expansion of the latch section of the block diagram is pictured in Figure 5. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D10 of chip #1 in Figure 4 is low, the cascade output will also be low while the cascade bar output will be a logical high. In this condition, the SETMIN pin of chip #2 will be asserted and thus all of the latches of chip #2 will be reset and the device will be set at its minimum delay.

Chip #1, on the other hand, will have both SETMIN and SETMAX deasserted so that its delay will be controlled entirely by the address bus A0–A9. If the delay needed is greater than can be achieved with 1023 gate delays (111111111 on the A0–A9 address bus), D10 will be asserted to signal the need to cascade the delay to the next EP196 device. When D10 is asserted, the SETMIN pin of

chip #2 will be deasserted and the SETMAX pin asserted, resulting in the device delay to be the maximum delay. Figure 6 shows the delay time of two EP196 chips in cascade.

To expand this cascading scheme to more devices, one simply needs to connect the D10 pin from the next chip to the address bus and CASCADE outputs to the next chip in the same manner as pictured in Figure 4. The only addition to the logic is the increase of one line to the address bus for cascade control of the second programmable delay chip.

Furthermore, to fully utilize EP196, the FTUNE pin can be used for additional delay and for finer resolution than 10 ps. As shown in Figure 3, an analog voltage input from DAC can adjust the FTUNE pin with an extra 60 ps of delay for each chip.

# MC100EP196

TO SELECT MULTIPLEXERS




Figure 5. Expansion of the Latch Section of the EP196 Block Diagram

| VARIABLE INPUT TO CHIP #1 AND SETMIN FOR CHIP #2 |    |    |    |    |    |    |    |    |    |    |             |             |
|--|----|----|----|----|----|----|----|----|----|----|-------------|-------------|
| INPUT FOR CHIP #1                                |    |    |    |    |    |    |    |    |    |    |             | Total       |
| D10  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Delay Value | Delay Value |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 ps        | 4400 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 10 ps       | 4410 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 20 ps       | 4420 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 30 ps       | 4430 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 40 ps       | 4440 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 50 ps       | 4450 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 60 ps       | 4460 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 70 ps       | 4470 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 80 ps       | 4480 ps     |
| 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 160 ps      | 4560 ps     |
| 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 320 ps      | 4720 ps     |
| 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 640 ps      | 5040 ps     |
| 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1280 ps     | 5680 ps     |
| 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 2560 ps     | 6960 ps     |
| 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 5120 ps     | 9520 ps     |
| 0  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 10230 ps    | 14630 ps    |

| VARIABLE INPUT TO CHIP #1 AND SETMAX FOR CHIP #2 |    |    |    |    |    |    |    |    |    |    |             |             |
|--|----|----|----|----|----|----|----|----|----|----|-------------|-------------|
| INPUT FOR CHIP #1                                |    |    |    |    |    |    |    |    |    |    |             | Total       |
| D10  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Delay Value | Delay Value |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 10240 ps    | 14640 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 10250 ps    | 14650 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 10260 ps    | 14660 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 10270 ps    | 14670 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 10280 ps    | 14680 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 10290 ps    | 14690 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 10300 ps    | 14700 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 10310 ps    | 14710 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 10320 ps    | 14720 ps    |
| 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 10400 ps    | 14800 ps    |
| 1  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 10560 ps    | 14960 ps    |
| 1  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 10880 ps    | 15280 ps    |
| 1  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 11520 ps    | 15920 ps    |
| 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 12800 ps    | 17200 ps    |
| 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 15360 ps    | 19760 ps    |
| 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 20470 ps    | 24870 ps    |

Figure 6. Cascaded Delay Value of Two EP196s

# MC100EP196

## Multi-Channel Deskewing

The most practical application for EP196 is in multiple channel delay matching. Slight differences in impedance and cable length can create large timing skews within a high-speed system. To deskew multiple signal channels, each channel can be sent through each EP196 as shown in

Figure 7. One signal channel can be used as reference and the other EP196s can be used to adjust the delay to eliminate the timing skews. Nearly any high-speed system can be fine tuned (as small as 10 ps) to reduce the skew to extremely tight tolerances using the available FTUNE pin.




Figure 7. Multiple Channel Deskewing Diagram




Figure 8. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

## Resource Reference of Application Notes






- AN1404** – ECLinPS Circuit Performance at Non-Standard  $V_{IH}$  Levels
- AN1405** – ECL Clock Distribution Techniques
- AN1406** – Designing with PECL (ECL at +5.0 V)
- AN1504** – Metastability and the ECLinPS Family
- AN1568** – Interfacing Between LVDS and ECL
- AND8002** – Marking and Date Codes
- AND8009** – ECLinPS Plus Spice I/O Model Kit
- AND8020** – Termination of ECL Logic Devices
- AND8066** – Interfacing with ECLinPS
- AND8072** – Thermal Analysis and Reliability of WIRE BONDED ECL

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

# MC100EP196

## PACKAGE DIMENSIONS

LQFP  
FA SUFFIX  
32-LEAD PLASTIC PACKAGE  
CASE 873A-02  
ISSUE A



SECTION AE-AE

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
- DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
- MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
- EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

| DIM | MILLIMETERS |       | INCHES |       |
|-----|-------------|-------|--------|-------|
|     | MIN         | MAX   | MIN    | MAX   |
| A   | 7.000       | BSC   | 0.276  | BSC   |
| A1  | 3.500       | BSC   | 0.138  | BSC   |
| B   | 7.000       | BSC   | 0.276  | BSC   |
| B1  | 3.500       | BSC   | 0.138  | BSC   |
| C   | 1.400       | 1.600 | 0.055  | 0.063 |
| D   | 0.300       | 0.450 | 0.012  | 0.018 |
| E   | 1.350       | 1.450 | 0.053  | 0.057 |
| F   | 0.300       | 0.400 | 0.012  | 0.016 |
| G   | 0.800       | BSC   | 0.031  | BSC   |
| H   | 0.050       | 0.150 | 0.002  | 0.006 |
| J   | 0.090       | 0.200 | 0.004  | 0.008 |
| K   | 0.500       | 0.700 | 0.020  | 0.028 |
| M   | 12°         | REF   | 12°    | REF   |
| N   | 0.090       | 0.160 | 0.004  | 0.006 |
| P   | 0.400       | BSC   | 0.016  | BSC   |
| Q   | 1°          | 5°    | 1°     | 5°    |
| R   | 0.150       | 0.250 | 0.006  | 0.010 |
| S   | 9.000       | BSC   | 0.354  | BSC   |
| S1  | 4.500       | BSC   | 0.177  | BSC   |
| V   | 9.000       | BSC   | 0.354  | BSC   |
| V1  | 4.500       | BSC   | 0.177  | BSC   |
| W   | 0.200       | REF   | 0.008  | REF   |
| X   | 1.000       | REF   | 0.039  | REF   |

**Notes**

**Notes**

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.